Skip to content

Commit

Permalink
more rename
Browse files Browse the repository at this point in the history
  • Loading branch information
King Lok Chung committed Oct 25, 2024
1 parent 160feab commit 41d2fee
Show file tree
Hide file tree
Showing 7 changed files with 44 additions and 44 deletions.
4 changes: 2 additions & 2 deletions FABulous/fabric_files/FABulous_project_template_verilog/Fabric/models_pack.v
View file
Original file line number Diff line number Diff line change
Expand Up @@ -249,7 +249,7 @@ module cus_mux81 (A0, A1, A2, A3, A4, A5, A6, A7, S0, S0N, S1, S1N, S2, S2N, X);
.X (cus_mux41_out1)
);

cus_mux21_buf cus_mux21_buf_inst(
cus_mux21 cus_mux21_inst(
.A0(cus_mux41_out0),
.A1(cus_mux41_out1),
.S (S2),
Expand Down Expand Up @@ -301,7 +301,7 @@ module cus_mux81_buf (A0, A1, A2, A3, A4, A5, A6, A7, S0, S0N, S1, S1N, S2, S2N,
.X (cus_mux41_buf_out1)
);

cus_mux21_buf cus_mux21_buf_inst(
cus_mux21 cus_mux21_inst(
.A0(cus_mux41_buf_out0),
.A1(cus_mux41_buf_out1),
.S (S2),
Expand Down
4 changes: 2 additions & 2 deletions ...us/fabric_files/FABulous_project_template_verilog/Tile/LUT4AB/LUT4c_frame_config_dffesr.v
View file
Original file line number Diff line number Diff line change
Expand Up @@ -62,7 +62,7 @@ module LUT4c_frame_config_dffesr #(parameter NoConfigBits = 19)(
//CONFout <= c_I0mux;

//assign I0mux = c_I0mux ? Ci : I0;
cus_mux21_buf cus_mux21_buf_I0mux(
cus_mux21 cus_mux21_I0mux(
.A0(I[0]),
.A1(Ci),
.S(c_I0mux),
Expand Down Expand Up @@ -126,7 +126,7 @@ module LUT4c_frame_config_dffesr #(parameter NoConfigBits = 19)(
);

//assign O = c_out_mux ? LUT_flop : LUT_out;
cus_mux21_buf cus_mux21_buf_O(
cus_mux21 cus_mux21_O(
.A0(LUT_out),
.A1(LUT_flop),
.S(c_out_mux),
Expand Down
28 changes: 14 additions & 14 deletions ...ous/fabric_files/FABulous_project_template_verilog/Tile/LUT4AB/MUX8LUT_frame_config_mux.v
View file
Original file line number Diff line number Diff line change
Expand Up @@ -48,88 +48,88 @@ module MUX8LUT_frame_config_mux #(parameter NoConfigBits = 2)(

// see figure (column-wise left-to-right)
//assign AB = S[0] ? B : A;
cus_mux21_buf cus_mux21_buf_AB(
cus_mux21 cus_mux21_AB(
.A0(A),
.A1(B),
.S(S[0]),
.X(AB)
);
//assign CD = sCD ? D : C;
cus_mux21_buf cus_mux21_buf_CD(
cus_mux21 cus_mux21_CD(
.A0(C),
.A1(D),
.S(sCD),
.X(CD)
);
//assign EF = sEF ? F : E;
cus_mux21_buf cus_mux21_buf_EF(
cus_mux21 cus_mux21_EF(
.A0(E),
.A1(F),
.S(sEF),
.X(EF)
);
//assign GH = sGH ? H : G;
cus_mux21_buf cus_mux21_buf_GH(
cus_mux21 cus_mux21_GH(
.A0(G),
.A1(H),
.S(sGH),
.X(GH)
);

//assign sCD = c0 ? S[0] : S[1];
cus_mux21_buf cus_mux21_buf_sCD(
cus_mux21 cus_mux21_sCD(
.A0(S[1]),
.A1(S[0]),
.S(c0),
.X(sCD)
);
//assign sEF = c1 ? S[0] : S[2];
cus_mux21_buf cus_mux21_buf_sEF(
cus_mux21 cus_mux21_sEF(
.A0(S[2]),
.A1(S[0]),
.S(c1),
.X(sEF)
);
//assign sGH = c0 ? sEF : sEH;
cus_mux21_buf cus_mux21_buf_sGH(
cus_mux21 cus_mux21_sGH(
.A0(sEH),
.A1(sEF),
.S(c0),
.X(sGH)
);
//assign sEH = c1 ? S[1] : S[3];
cus_mux21_buf cus_mux21_buf_sEH(
cus_mux21 cus_mux21_sEH(
.A0(S[3]),
.A1(S[1]),
.S(c1),
.X(sEH)
);

//assign AD = S[1] ? CD : AB;
cus_mux21_buf cus_mux21_buf_AD(
cus_mux21 cus_mux21_AD(
.A0(AB),
.A1(CD),
.S(S[1]),
.X(AD)
);
//assign EH = sEH ? GH : EF;
cus_mux21_buf cus_mux21_buf_EH(
cus_mux21 cus_mux21_EH(
.A0(EF),
.A1(GH),
.S(sEH),
.X(EH)
);

//assign AH = S[3] ? EH : AD;
cus_mux21_buf cus_mux21_buf_AH(
cus_mux21 cus_mux21_AH(
.A0(AD),
.A1(EH),
.S(S[3]),
.X(AH)
);

//assign EH_GH = c0 ? EH : GH;
cus_mux21_buf cus_mux21_buf_EH_GH(
cus_mux21 cus_mux21_EH_GH(
.A0(GH),
.A1(EH),
.S(c0),
Expand All @@ -138,14 +138,14 @@ module MUX8LUT_frame_config_mux #(parameter NoConfigBits = 2)(

assign M_AB = AB;
//assign M_AD = c0 ? AD : CD;
cus_mux21_buf cus_mux21_buf_M_AD(
cus_mux21 cus_mux21_M_AD(
.A0(CD),
.A1(AD),
.S(c0),
.X(M_AD)
);
//assign M_AH = c1 ? AH : EH_GH;
cus_mux21_buf cus_mux21_buf_M_AH(
cus_mux21 cus_mux21_M_AH(
.A0(EH_GH),
.A1(AH),
.S(c1),
Expand Down
8 changes: 4 additions & 4 deletions ...ous/fabric_files/FABulous_project_template_verilog/Tile/RAM_IO/InPass4_frame_config_mux.v
View file
Original file line number Diff line number Diff line change
Expand Up @@ -46,28 +46,28 @@ module InPass4_frame_config_mux #(parameter NoConfigBits = 4)(
//assign O[2] = ConfigBits[2] ? Q[2] : I[2];
//assign O[3] = ConfigBits[3] ? Q[3] : I[3];

cus_mux21_buf cus_mux21_buf_inst0(
cus_mux21 cus_mux21_inst0(
.A0(I[0]),
.A1(Q[0]),
.S(ConfigBits[0]),
.X(O[0])
);

cus_mux21_buf cus_mux21_buf_inst1(
cus_mux21 cus_mux21_inst1(
.A0(I[1]),
.A1(Q[1]),
.S(ConfigBits[1]),
.X(O[1])
);

cus_mux21_buf cus_mux21_buf_inst2(
cus_mux21 cus_mux21_inst2(
.A0(I[2]),
.A1(Q[2]),
.S(ConfigBits[2]),
.X(O[2])
);

cus_mux21_buf cus_mux21_buf_inst3(
cus_mux21 cus_mux21_inst3(
.A0(I[3]),
.A1(Q[3]),
.S(ConfigBits[3]),
Expand Down
8 changes: 4 additions & 4 deletions ...us/fabric_files/FABulous_project_template_verilog/Tile/RAM_IO/OutPass4_frame_config_mux.v
View file
Original file line number Diff line number Diff line change
Expand Up @@ -51,28 +51,28 @@ module OutPass4_frame_config_mux #(parameter NoConfigBits = 4)(
//assign O2 = ConfigBits[2] ? Q2 : I2;
//assign O3 = ConfigBits[3] ? Q3 : I3;

cus_mux21_buf cus_mux21_buf_inst0(
cus_mux21 cus_mux21_inst0(
.A0(I[0]),
.A1(Q[0]),
.S(ConfigBits[0]),
.X(O[0])
);

cus_mux21_buf cus_mux21_buf_inst1(
cus_mux21 cus_mux21_inst1(
.A0(I[1]),
.A1(Q[1]),
.S(ConfigBits[1]),
.X(O[1])
);

cus_mux21_buf cus_mux21_buf_inst2(
cus_mux21 cus_mux21_inst2(
.A0(I[2]),
.A1(Q[2]),
.S(ConfigBits[2]),
.X(O[2])
);

cus_mux21_buf cus_mux21_buf_inst3(
cus_mux21 cus_mux21_inst3(
.A0(I[3]),
.A1(Q[3]),
.S(ConfigBits[3]),
Expand Down
8 changes: 4 additions & 4 deletions FABulous/fabric_files/generic/InPass4_frame_config_mux.v
View file
Original file line number Diff line number Diff line change
Expand Up @@ -55,28 +55,28 @@ module InPass4_frame_config (I0, I1, I2, I3, O0, O1, O2, O3, UserCLK, ConfigBits
//assign O2 = ConfigBits[2] ? Q2 : I2;
//assign O3 = ConfigBits[3] ? Q3 : I3;

cus_mux21_buf cus_mux21_buf_inst0(
cus_mux21 cus_mux21_inst0(
.A0(I0),
.A1(Q0),
.S(ConfigBits[0]),
.X(O0)
);

cus_mux21_buf cus_mux21_buf_inst1(
cus_mux21 cus_mux21_inst1(
.A0(I1),
.A1(Q1),
.S(ConfigBits[1]),
.X(O1)
);

cus_mux21_buf cus_mux21_buf_inst2(
cus_mux21 cus_mux21_inst2(
.A0(I2),
.A1(Q2),
.S(ConfigBits[2]),
.X(O2)
);

cus_mux21_buf cus_mux21_buf_inst3(
cus_mux21 cus_mux21_inst3(
.A0(I3),
.A1(Q3),
.S(ConfigBits[3]),
Expand Down
28 changes: 14 additions & 14 deletions FABulous/fabric_files/generic/MUX8LUT_frame_config_mux.v
View file
Original file line number Diff line number Diff line change
Expand Up @@ -51,88 +51,88 @@ module MUX8LUT_frame_config (A, B, C, D, E, F, G, H, S0, S1, S2, S3, M_AB, M_AD,

// see figure (column-wise left-to-right)
//assign AB = S0 ? B : A;
cus_mux21_buf cus_mux21_buf_AB(
cus_mux21 cus_mux21_AB(
.A0(A),
.A1(B),
.S(S0),
.X(AB)
);
//assign CD = sCD ? D : C;
cus_mux21_buf cus_mux21_buf_CD(
cus_mux21 cus_mux21_CD(
.A0(C),
.A1(D),
.S(sCD),
.X(CD)
);
//assign EF = sEF ? F : E;
cus_mux21_buf cus_mux21_buf_EF(
cus_mux21 cus_mux21_EF(
.A0(E),
.A1(F),
.S(sEF),
.X(EF)
);
//assign GH = sGH ? H : G;
cus_mux21_buf cus_mux21_buf_GH(
cus_mux21 cus_mux21_GH(
.A0(G),
.A1(H),
.S(sGH),
.X(GH)
);

//assign sCD = c0 ? S0 : S1;
cus_mux21_buf cus_mux21_buf_sCD(
cus_mux21 cus_mux21_sCD(
.A0(S1),
.A1(S0),
.S(c0),
.X(sCD)
);
//assign sEF = c1 ? S0 : S2;
cus_mux21_buf cus_mux21_buf_sEF(
cus_mux21 cus_mux21_sEF(
.A0(S2),
.A1(S0),
.S(c1),
.X(sEF)
);
//assign sGH = c0 ? sEF : sEH;
cus_mux21_buf cus_mux21_buf_sGH(
cus_mux21 cus_mux21_sGH(
.A0(sEH),
.A1(sEF),
.S(c0),
.X(sGH)
);
//assign sEH = c1 ? S1 : S3;
cus_mux21_buf cus_mux21_buf_sEH(
cus_mux21 cus_mux21_sEH(
.A0(S3),
.A1(S1),
.S(c1),
.X(sEH)
);

//assign AD = S1 ? CD : AB;
cus_mux21_buf cus_mux21_buf_AD(
cus_mux21 cus_mux21_AD(
.A0(AB),
.A1(CD),
.S(S1),
.X(AD)
);
//assign EH = sEH ? GH : EF;
cus_mux21_buf cus_mux21_buf_EH(
cus_mux21 cus_mux21_EH(
.A0(EF),
.A1(GH),
.S(sEH),
.X(EH)
);

//assign AH = S3 ? EH : AD;
cus_mux21_buf cus_mux21_buf_AH(
cus_mux21 cus_mux21_AH(
.A0(AD),
.A1(EH),
.S(S3),
.X(AH)
);

//assign EH_GH = c0 ? EH : GH;
cus_mux21_buf cus_mux21_buf_EH_GH(
cus_mux21 cus_mux21_EH_GH(
.A0(GH),
.A1(EH),
.S(c0),
Expand All @@ -141,14 +141,14 @@ module MUX8LUT_frame_config (A, B, C, D, E, F, G, H, S0, S1, S2, S3, M_AB, M_AD,

assign M_AB = AB;
//assign M_AD = c0 ? AD : CD;
cus_mux21_buf cus_mux21_buf_M_AD(
cus_mux21 cus_mux21_M_AD(
.A0(CD),
.A1(AD),
.S(c0),
.X(M_AD)
);
//assign M_AH = c1 ? AH : EH_GH;
cus_mux21_buf cus_mux21_buf_M_AH(
cus_mux21 cus_mux21_M_AH(
.A0(EH_GH),
.A1(AH),
.S(c1),
Expand Down

0 comments on commit 41d2fee

Please sign in to comment.