FPGA-Research FABulous Discussions
Pinned Discussions
Discussions
-
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote A DSL for FABulous?
enhancementNew feature or request -
You must be logged in to vote Better BEL parser
enhancementNew feature or request -
You must be logged in to vote Better IDE support
enhancementNew feature or request -
You must be logged in to vote Auto super tile
enhancementNew feature or request -
You must be logged in to vote Bus base BEL
enhancementNew feature or request -
You must be logged in to vote Make fabric
enhancementlstdescription simplerNew feature or request -
You must be logged in to vote Improve Verilog generation
enhancementNew feature or request -
You must be logged in to vote Improve testing infrastructure
testingIntegration and testing related
