Skip to content

Revert "[rtl] Fix counter reset value on FPGA" #213

Revert "[rtl] Fix counter reset value on FPGA"

Revert "[rtl] Fix counter reset value on FPGA" #213

Triggered via pull request December 2, 2024 15:09
@nasahlpanasahlpa
opened #2229
Status Success
Total duration 15s
Artifacts

private-ci.yml

on: pull_request_target
Trigger Private CI
3s