Skip to content

Actions: ispras/utopia-hls

Actions

main

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
main.yml
75 workflow runs
75 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

DFCxx simulation main #77: Pull request #49 synchronize by Muxianesty
August 16, 2024 22:22 1m 38s dfcxx_sim
dfcxx_sim
August 16, 2024 22:22 1m 38s
DFCxx simulation main #76: Pull request #49 synchronize by Muxianesty
August 16, 2024 20:01 1m 37s dfcxx_sim
dfcxx_sim
August 16, 2024 20:01 1m 37s
DFCxx simulation main #75: Pull request #49 synchronize by Muxianesty
August 16, 2024 17:51 1m 27s dfcxx_sim
dfcxx_sim
August 16, 2024 17:51 1m 27s
DFCxx simulation main #74: Pull request #49 opened by Muxianesty
August 16, 2024 16:01 1m 31s dfcxx_sim
dfcxx_sim
August 16, 2024 16:01 1m 31s
DOT output format main #73: Pull request #48 opened by Muxianesty
August 15, 2024 20:06 1m 34s dfcxx_dot_output_format
dfcxx_dot_output_format
August 15, 2024 20:06 1m 34s
run-tests.sh: build project with tests main #72: Commit 0474d08 pushed by ssmolov
August 15, 2024 11:29 1m 27s master
master
August 15, 2024 11:29 1m 27s
rm tool-run.sh main #71: Commit 0389005 pushed by ssmolov
August 15, 2024 11:16 2m 0s master
master
August 15, 2024 11:16 2m 0s
run-tests.sh: fixed main #70: Commit 6a9fe0c pushed by ssmolov
August 15, 2024 11:16 1m 39s master
master
August 15, 2024 11:16 1m 39s
Merge pull request #47 from ispras/fix_dfcir_offset main #69: Commit 9439c8d pushed by ssmolov
August 15, 2024 10:53 1m 37s master
master
August 15, 2024 10:53 1m 37s
Fixed DFCIR OffsetOp printing main #68: Pull request #47 opened by Muxianesty
August 14, 2024 14:26 1m 31s fix_dfcir_offset
fix_dfcir_offset
August 14, 2024 14:26 1m 31s
Merge pull request #46 from ispras/check_verilog_ci main #67: Commit abb1719 pushed by ssmolov
August 14, 2024 10:59 2m 6s master
master
August 14, 2024 10:59 2m 6s
CI workflow for SystemVerilog syntax checking main #66: Pull request #46 synchronize by Muxianesty
August 14, 2024 10:56 2m 49s check_verilog_ci
check_verilog_ci
August 14, 2024 10:56 2m 49s
CI workflow for SystemVerilog syntax checking main #65: Pull request #46 synchronize by Muxianesty
August 14, 2024 08:25 3m 33s check_verilog_ci
check_verilog_ci
August 14, 2024 08:25 3m 33s
CI workflow for SystemVerilog syntax checking main #64: Pull request #46 synchronize by Muxianesty
August 14, 2024 08:22 2m 33s check_verilog_ci
check_verilog_ci
August 14, 2024 08:22 2m 33s
CI workflow for SystemVerilog syntax checking main #63: Pull request #46 synchronize by Muxianesty
August 13, 2024 13:20 1m 25s check_verilog_ci
check_verilog_ci
August 13, 2024 13:20 1m 25s
CI workflow for SystemVerilog syntax checking main #62: Pull request #46 synchronize by Muxianesty
August 13, 2024 13:14 1m 33s check_verilog_ci
check_verilog_ci
August 13, 2024 13:14 1m 33s
CI workflow for SystemVerilog syntax checking main #61: Pull request #46 synchronize by Muxianesty
August 13, 2024 13:06 1m 43s check_verilog_ci
check_verilog_ci
August 13, 2024 13:06 1m 43s
CI workflow for SystemVerilog syntax checking main #60: Pull request #46 synchronize by Muxianesty
August 13, 2024 13:04 1m 31s check_verilog_ci
check_verilog_ci
August 13, 2024 13:04 1m 31s
CI workflow for SystemVerilog syntax checking main #59: Pull request #46 synchronize by Muxianesty
August 13, 2024 12:55 1m 24s check_verilog_ci
check_verilog_ci
August 13, 2024 12:55 1m 24s
CI workflow for SystemVerilog syntax checking main #58: Pull request #46 synchronize by Muxianesty
August 13, 2024 12:54 1m 35s check_verilog_ci
check_verilog_ci
August 13, 2024 12:54 1m 35s
CI workflow for SystemVerilog syntax checking main #57: Pull request #46 synchronize by Muxianesty
August 13, 2024 12:52 1m 30s check_verilog_ci
check_verilog_ci
August 13, 2024 12:52 1m 30s
CI workflow for SystemVerilog syntax checking main #56: Pull request #46 synchronize by Muxianesty
August 8, 2024 16:44 1m 28s check_verilog_ci
check_verilog_ci
August 8, 2024 16:44 1m 28s
Merge pull request #45 from ispras/gen_stubs main #50: Commit 768cca0 pushed by ssmolov
August 8, 2024 15:26 1m 46s master
master
August 8, 2024 15:26 1m 46s
SystemVerilog stubs generation main #49: Pull request #45 synchronize by Muxianesty
August 8, 2024 15:23 1m 31s gen_stubs
gen_stubs
August 8, 2024 15:23 1m 31s
SystemVerilog stubs generation main #48: Pull request #45 synchronize by Muxianesty
August 8, 2024 15:19 1m 35s gen_stubs
gen_stubs
August 8, 2024 15:19 1m 35s