Skip to content

CI workflow for SystemVerilog syntax checking #66

CI workflow for SystemVerilog syntax checking

CI workflow for SystemVerilog syntax checking #66

Triggered via pull request August 14, 2024 10:56
Status Success
Total duration 2m 49s
Artifacts

main.yml

on: pull_request
Matrix: build-and-test
Fit to window
Zoom out
Zoom in