Skip to content
View ssmolov's full-sized avatar
  • ISP RAS
  • Moscow, Russia

Block or report ssmolov

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. ispras/hdl-benchmarks ispras/hdl-benchmarks Public

    Collection of digital hardware modules & projects (benchmarks)

    Verilog 36 10

  2. ispras/sv-tests ispras/sv-tests Public

    Test suites on Verilog and SystemVerilog standards

    Verilog 5 1

  3. ispras/fir-tests ispras/fir-tests Public

    Test suites on FIRRTL specifications

    FIRRTL 2 1

  4. ispras/hls-idct ispras/hls-idct Public

    Inverse Discrete Cosine Transform (IDCT) algorithm implementations are written in languages for High-Level Synthesis (HLS) and Hardware Construction (HC) tools.

    Verilog 3 1

  5. ispras/utopia-hls ispras/utopia-hls Public

    Utopia: a High-Level Synthesis framework

    C++ 9 2