Skip to content
EMU Test

timing(csr): add 1 cycle to csr read/write and select highest interrupt priority #9349

Sign in to view logs

timing(csr): add 1 cycle to csr read/write and select highest interrupt priority

timing(csr): add 1 cycle to csr read/write and select highest interrupt priority #9349

Generate Verilog

Generate Verilog
succeeded Nov 27, 2024 in 1h 41m 4s