Skip to content

timing(csr): add 1 cycle to csr read/write and select highest interrupt priority #9349

timing(csr): add 1 cycle to csr read/write and select highest interrupt priority

timing(csr): add 1 cycle to csr read/write and select highest interrupt priority #9349

Triggered via pull request November 27, 2024 16:10
Status Success
Total duration 13h 18m 2s
Artifacts

emu.yml

on: pull_request
Fit to window
Zoom out
Zoom in

Annotations

1 warning
Changes Detection
Unexpected input(s) 'predicate-quantifier', valid inputs are ['token', 'working-directory', 'ref', 'base', 'filters', 'list-files', 'initial-fetch-depth']