timing(csr): add 1 cycle to csr read/write and select highest interrupt priority #9349
Triggered via pull request
November 27, 2024 16:10
Status
Success
Total duration
13h 18m 2s
Artifacts
–
emu.yml
on: pull_request
Changes Detection
6s
Generate Verilog
1h 41m
EMU - Basics
5h 37m
EMU - CHI
1h 12m
EMU - Performance
3h 50m
EMU - MC
13h 17m
SIMV - Basics
4h 42m
Check Submodules
21s
Annotations
1 warning
Changes Detection
Unexpected input(s) 'predicate-quantifier', valid inputs are ['token', 'working-directory', 'ref', 'base', 'filters', 'list-files', 'initial-fetch-depth']
|