HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.
-
Updated
Mar 8, 2024 - C++
HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.
Implementation of advanced branch predictors, including Perceptron and Combinational Two-Level Adaptive Predictors, within the SimpleScalar simulator. Showcases enhancements in prediction accuracy and dynamic branch prediction techniques. This is a project for PSU ECE 587: Advanced Computer Architecture
Instructions Per Count (IPC) Study on 9-Stage Supescalar Pipeline with Out-of-Order Execution
Implementation of a Superscalar CPU with Dynamic Scheduling which support RISC-V standard ISA with standard 'M' Extention
ECE552: Computer Architecture — Fall 2020.
Course Project - Advanced Computer Architecture - Autumn Semester 2022 - Indian Institute of Technology Bombay
An attempt at making a 2-way superscalar out-of-order riscv processor for an Arty s25 fpga.
A simple cpu simulator and an analyisis of its performance.
Add a description, image, and links to the superscalar-cpu topic page so that developers can more easily learn about it.
To associate your repository with the superscalar-cpu topic, visit your repo's landing page and select "manage topics."