Skip to content

Actions: riscv-collab/riscv-openocd

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
36 workflow run results
36 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

do not assume DTM version unless dtmcontrol is read successfully Check Code Style (checkpatch) #677: Pull request #929 synchronize by aap-sc
October 6, 2023 15:52 36s aap-sc:riscv
aap-sc:riscv
October 6, 2023 15:52 36s
do not assume DTM version unless dtmcontrol is read successfully Linux Build #672: Pull request #929 synchronize by aap-sc
October 6, 2023 15:52 1m 54s aap-sc:riscv
aap-sc:riscv
October 6, 2023 15:52 1m 54s
do not assume DTM version unless dtmcontrol is read successfully OpenOCD Snapshot #695: Pull request #929 synchronize by aap-sc
October 6, 2023 15:52 6m 9s aap-sc:riscv
aap-sc:riscv
October 6, 2023 15:52 6m 9s
do not assume DTM version unless dtmcontrol is read successfully Test OpenOCD against 2 spike configurations #404: Pull request #929 synchronize by aap-sc
October 6, 2023 15:52 11m 2s aap-sc:riscv
aap-sc:riscv
October 6, 2023 15:52 11m 2s
Merge pull request #924 from riscv/unavailable_step Test OpenOCD against 2 spike configurations #403: Commit 28f630d pushed by timsifive
October 5, 2023 19:12 10m 35s riscv
riscv
October 5, 2023 19:12 10m 35s
Merge pull request #915 from riscv/dpc_print Test OpenOCD against 2 spike configurations #402: Commit 599e0a2 pushed by timsifive
October 5, 2023 19:05 10m 28s riscv
riscv
October 5, 2023 19:05 10m 28s
Merge pull request #930 from riscv/upstream_diffs Test OpenOCD against 2 spike configurations #401: Commit 833be46 pushed by timsifive
October 5, 2023 19:04 11m 31s riscv
riscv
October 5, 2023 19:04 11m 31s
target/riscv: Adding register tables to make register names consiste Linux Build #671: Pull request #896 synchronize by AnastasiyaChernikova
October 5, 2023 16:12 1m 48s AnastasiyaChernikova:ac-sc2
AnastasiyaChernikova:ac-sc2
October 5, 2023 16:12 1m 48s
target/riscv: Adding register tables to make register names consiste Check Code Style (checkpatch) #676: Pull request #896 synchronize by AnastasiyaChernikova
October 5, 2023 16:12 32s AnastasiyaChernikova:ac-sc2
AnastasiyaChernikova:ac-sc2
October 5, 2023 16:12 32s
target/riscv: Adding register tables to make register names consiste Test OpenOCD against 2 spike configurations #400: Pull request #896 synchronize by AnastasiyaChernikova
October 5, 2023 16:12 2m 11s AnastasiyaChernikova:ac-sc2
AnastasiyaChernikova:ac-sc2
October 5, 2023 16:12 2m 11s
target/riscv: Adding register tables to make register names consiste OpenOCD Snapshot #694: Pull request #896 synchronize by AnastasiyaChernikova
October 5, 2023 16:12 4m 36s AnastasiyaChernikova:ac-sc2
AnastasiyaChernikova:ac-sc2
October 5, 2023 16:12 4m 36s