Skip to content

Actions: riscv-collab/riscv-openocd

Actions

Linux Build

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
linux-build.yml
7 workflow run results
7 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

target/riscv: Adding register tables to make register names consiste Linux Build #680: Pull request #896 synchronize by AnastasiyaChernikova
October 12, 2023 11:49 2m 6s AnastasiyaChernikova:ac-sc2
AnastasiyaChernikova:ac-sc2
October 12, 2023 11:49 2m 6s
target/riscv: cache requests to trigger configuration Linux Build #676: Pull request #928 synchronize by AnastasiyaChernikova
October 12, 2023 08:10 2m 33s AnastasiyaChernikova:triggers
AnastasiyaChernikova:triggers
October 12, 2023 08:10 2m 33s
server/gdb_server: Handle events if first target is unavailable Linux Build #675: Pull request #926 synchronize by timsifive
October 10, 2023 17:57 1m 52s unavailable_events
unavailable_events
October 10, 2023 17:57 1m 52s
gdb_server,rtos: Differentiate rtos_get_gdb_reg failing and not imple… Linux Build #674: Pull request #925 synchronize by timsifive
October 10, 2023 17:51 3m 18s unavailable_reg
unavailable_reg
October 10, 2023 17:51 3m 18s
target/riscv: use cacheable read/write function to handle DCSR Linux Build #673: Pull request #920 synchronize by lz-bro
October 7, 2023 01:31 1m 39s lz-bro:dcsr-cachable
lz-bro:dcsr-cachable
October 7, 2023 01:31 1m 39s
do not assume DTM version unless dtmcontrol is read successfully Linux Build #672: Pull request #929 synchronize by aap-sc
October 6, 2023 15:52 1m 54s aap-sc:riscv
aap-sc:riscv
October 6, 2023 15:52 1m 54s
target/riscv: Adding register tables to make register names consiste Linux Build #671: Pull request #896 synchronize by AnastasiyaChernikova
October 5, 2023 16:12 1m 48s AnastasiyaChernikova:ac-sc2
AnastasiyaChernikova:ac-sc2
October 5, 2023 16:12 1m 48s