Skip to content
View pradumnk's full-sized avatar

Block or report pradumnk

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Hardware-Implementation-of-a-ML-model Hardware-Implementation-of-a-ML-model Public

    This is a FPGA application of a Machine Learning model which was based on ANN and CNN on the FPGA. The hardware architecture designed is much faster than standard design. Python is used for trainin…

    HTML 1

  2. Phase-Locked-Loop-Layout-MAGIC Phase-Locked-Loop-Layout-MAGIC Public

    This was the Layout designing task of Phase Locked Loop using the tool MAGIC. This Project includes layout designing of VCO, RC Circuit and XOR Gate as a sub part and then merging them to form the …

    1

  3. LCD_FPGA_Integration LCD_FPGA_Integration Public

    This Repo contains a way to use a 2.4inch SPI based TFT LCD with any FPGA.

    Verilog 1 1

  4. HDLBits-Solutions HDLBits-Solutions Public

    Solutions of HDL Bits Question.

    Verilog

  5. MIPS-CPU MIPS-CPU Public

    A simple implementation of MIPS CPU which is 16bit single cycle. Logarithmic Barrel Shifter is added and integrated with ALU for SLL and SRL instruction in its ISA.

    Verilog

  6. Vending-Machine Vending-Machine Public

    Vending Machine implemention in Verilog

    Verilog