Skip to content

Firmware m0803

mefistotelis edited this page Dec 21, 2022 · 1 revision

Table of Contents

Target
Purpose
Versions
Structure
Boot process
OS and Libraries
Flashing
Interfaces

Target

The firmware is loaded as bitstream into Lattice MachX FPGA, being stored either in serial flash chip or a SoC which controlls it. Location of the target chip:

Purpose

Used as additional support for collision avoidance and intelligent flight, the FPGA provides a real-time processing of some related information. Details are not known.

Versions

TODO

Structure

The module contains the FPGA bitstream in ECP5 format proprietary to Lattice FPGAs.

The module file start with ECP5 preamable, 0xFFFFBDB3.

Boot process

No analysis of the booting procedure were performed.

OS and Libraries

The module uses IP core integrated with Lattice Synthesis Engine synthesis process.

Flashing

TODO

Interfaces

TODO

Clone this wiki locally