Skip to content

[spi_device] Add support for 1r1w RAMs and parity init #30079

[spi_device] Add support for 1r1w RAMs and parity init

[spi_device] Add support for 1r1w RAMs and parity init #30079

Triggered via pull request January 23, 2024 23:03
@a-willa-will
opened #20942
Status Success
Total duration 1m 56s
Artifacts 1

pr_lint_review.yml

on: pull_request_target
Fit to window
Zoom out
Zoom in

Annotations

2 warnings
[verible-verilog-lint] hw/ip/spi_device/rtl/spid_dpram.sv#L123: hw/ip/spi_device/rtl/spid_dpram.sv#L123
All generate block labels must start with g_ or gen_ [Style: generate-constructs] [generate-label-prefix]
[verible-verilog-lint] hw/ip/spi_device/rtl/spid_dpram.sv#L177: hw/ip/spi_device/rtl/spid_dpram.sv#L177
All generate block labels must start with g_ or gen_ [Style: generate-constructs] [generate-label-prefix]

Artifacts

Produced during runtime
Name Size
verible-linter Expired
50.2 KB