[fpga] Add prim features and tool flow to dump the flash info array cell sites #2936
Annotations
1 error and 1 warning
|
Build and splice bitstream with Vivado
Process completed with exit code 1.
|
|
Upload artifacts if build failed
No files were found with the provided path: build-out. No artifacts will be uploaded.
|
Loading