[fpga] Add prim features and tool flow to dump the flash info array cell sites #2936
ci.yml
on: pull_request
Lint (quick)
2m 51s
Earl Grey for CW310 Hyperdebug
/
Build bitstream
10m 4s
Lint (slow)
10m 21s
Airgapped build
10m 20s
Verible lint
1m 0s
Run OTBN smoke Test
2m 41s
Run OTBN crypto tests
2m 44s
Verilated English Breakfast
7m 30s
Verilated Earl Grey
10m 22s
CW305's Bitstream
10m 2s
Build Docker Containers
3m 0s
Build and test software
9m 32s
CW310 Manufacturing Tests
/
FPGA test
CW310 SiVal ROM_EXT Tests
/
FPGA test
CW310 SiVal Tests
/
FPGA test
CW310 ROM Tests
/
FPGA test
CW310 ROM_EXT Tests
/
FPGA test
CW310 Test ROM Tests
/
FPGA test
CW340 Manufacturing Tests
/
FPGA test
CW340 ROM Tests
/
FPGA test
CW340 ROM_EXT Tests
/
FPGA test
CW340 SiVal ROM_EXT Tests
/
FPGA test
CW340 SiVal Tests
/
FPGA test
CW340 Test ROM Tests
/
FPGA test
Cache bitstreams to GCP
0s
Verify FPGA jobs
0s
Annotations
17 errors and 6 warnings
Verible lint
Process completed with exit code 1.
|
Earl Grey for CW340 / Build bitstream
Process completed with exit code 1.
|
Lint (slow)
Canceling since a higher priority waiting request for 'CI-refs/pull/25533/merge' exists
|
Lint (slow)
Process completed with exit code 1.
|
Lint (slow)
The operation was canceled.
|
Airgapped build
Canceling since a higher priority waiting request for 'CI-refs/pull/25533/merge' exists
|
Airgapped build
The operation was canceled.
|
Verilated Earl Grey
Canceling since a higher priority waiting request for 'CI-refs/pull/25533/merge' exists
|
Verilated Earl Grey
The operation was canceled.
|
CW305's Bitstream
Canceling since a higher priority waiting request for 'CI-refs/pull/25533/merge' exists
|
CW305's Bitstream
The operation was canceled.
|
Build and test software
Canceling since a higher priority waiting request for 'CI-refs/pull/25533/merge' exists
|
Build and test software
The operation was canceled.
|
Earl Grey for CW310 Hyperdebug / Build bitstream
Canceling since a higher priority waiting request for 'CI-refs/pull/25533/merge' exists
|
Earl Grey for CW310 Hyperdebug / Build bitstream
The operation was canceled.
|
Earl Grey for CW310 / Build bitstream
Canceling since a higher priority waiting request for 'CI-refs/pull/25533/merge' exists
|
Earl Grey for CW310 / Build bitstream
The operation was canceled.
|
Verible lint:
hw/ip/prim_xilinx/rtl/prim_xilinx_pkg.sv#L7
[verible-verilog-lint] reported by reviewdog 🐶
Explicitly define static or automatic lifetime for non-class functions [Style: function-task-explicit-lifetime] [explicit-function-lifetime]
Raw Output:
message:"Explicitly define static or automatic lifetime for non-class functions [Style: function-task-explicit-lifetime] [explicit-function-lifetime]" location:{path:"./hw/ip/prim_xilinx/rtl/prim_xilinx_pkg.sv" range:{start:{line:7 column:16}}} severity:WARNING source:{name:"verible-verilog-lint" url:"https://github.com/chipsalliance/verible"}
|
Verible lint:
hw/ip/prim_xilinx/rtl/prim_xilinx_ram_1p.sv#L39
[verible-verilog-lint] reported by reviewdog 🐶
All generate block labels must start with g_ or gen_ [Style: generate-constructs] [generate-label-prefix]
Raw Output:
message:"All generate block labels must start with g_ or gen_ [Style: generate-constructs] [generate-label-prefix]" location:{path:"./hw/ip/prim_xilinx/rtl/prim_xilinx_ram_1p.sv" range:{start:{line:39 column:20}}} severity:WARNING source:{name:"verible-verilog-lint" url:"https://github.com/chipsalliance/verible"}
|
Verible lint:
hw/ip/prim_xilinx/rtl/prim_xilinx_ram_1p.sv#L46
[verible-verilog-lint] reported by reviewdog 🐶
All generate block labels must start with g_ or gen_ [Style: generate-constructs] [generate-label-prefix]
Raw Output:
message:"All generate block labels must start with g_ or gen_ [Style: generate-constructs] [generate-label-prefix]" location:{path:"./hw/ip/prim_xilinx/rtl/prim_xilinx_ram_1p.sv" range:{start:{line:46 column:65}}} severity:WARNING source:{name:"verible-verilog-lint" url:"https://github.com/chipsalliance/verible"}
|
Verible lint:
hw/ip/prim_xilinx/rtl/prim_xilinx_ram_1p.sv#L48
[verible-verilog-lint] reported by reviewdog 🐶
Explicitly define a storage type for every parameter and localparam, (PrimMemoryInitFile). [Style: constants] [explicit-parameter-storage-type]
Raw Output:
message:"Explicitly define a storage type for every parameter and localparam, (PrimMemoryInitFile). [Style: constants] [explicit-parameter-storage-type]" location:{path:"./hw/ip/prim_xilinx/rtl/prim_xilinx_ram_1p.sv" range:{start:{line:48 column:18}}} severity:WARNING source:{name:"verible-verilog-lint" url:"https://github.com/chipsalliance/verible"}
|
Verible lint:
hw/top_earlgrey/rtl/prim_xilinx_pkg.sv#L7
[verible-verilog-lint] reported by reviewdog 🐶
Explicitly define static or automatic lifetime for non-class functions [Style: function-task-explicit-lifetime] [explicit-function-lifetime]
Raw Output:
message:"Explicitly define static or automatic lifetime for non-class functions [Style: function-task-explicit-lifetime] [explicit-function-lifetime]" location:{path:"./hw/top_earlgrey/rtl/prim_xilinx_pkg.sv" range:{start:{line:7 column:16}}} severity:WARNING source:{name:"verible-verilog-lint" url:"https://github.com/chipsalliance/verible"}
|
Earl Grey for CW340 / Build bitstream
No files were found with the provided path: build-out. No artifacts will be uploaded.
|
Artifacts
Produced during runtime
Name | Size | |
---|---|---|
verilated_englishbreakfast
|
6.49 MB |
|