Skip to content
Back to pull request #2229

Revert "[rtl] Fix counter reset value on FPGA" #248

Sign in to view logs

Revert "[rtl] Fix counter reset value on FPGA"

Revert "[rtl] Fix counter reset value on FPGA" #248

Run time

Learn about OS pricing on GitHub Actions
Job Run time
Run quality checks (Lint and DV)
11m 6s
11m 6s