Skip to content

Commit

Permalink
ci(zvfh,zfh): add f16_test
Browse files Browse the repository at this point in the history
  • Loading branch information
HeiHuDie authored and huxuan0307 committed Nov 9, 2024
1 parent c704636 commit dd16cea
Show file tree
Hide file tree
Showing 2 changed files with 95 additions and 2 deletions.
3 changes: 3 additions & 0 deletions .github/workflows/emu.yml
Original file line number Diff line number Diff line change
Expand Up @@ -146,6 +146,9 @@ jobs:
- name: V Extension Test - rvv-bench
run: |
python3 $GITHUB_WORKSPACE/scripts/xiangshan.py --wave-dump $WAVE_HOME --threads 16 --numa --ci rvv-bench 2> /dev/zero
- name: F16 Test - f16_test
run: |
python3 ./scripts/xiangshan.py --wave-dump ./build --thread 16 --numa --ci f16_test 2> /dev/zero
emu-chi:
runs-on: bosc
needs: changes
Expand Down
94 changes: 92 additions & 2 deletions scripts/xiangshan.py
Original file line number Diff line number Diff line change
Expand Up @@ -398,6 +398,94 @@ def __get_ci_rvvtest(self, name=None):
rvv_test = map(lambda x: os.path.join(base_dir, x), workloads)
return rvv_test

def __get_ci_F16test(self, name=None):
base_dir = "/nfs/home/share/ci-workloads/vector/F16-tests/build"
workloads = [
"rv64uzfhmin-p-fzfhmincvt.bin",
"rv64uzfh-p-fadd.bin",
"rv64uzfh-p-fclass.bin",
"rv64uzfh-p-fcmp.bin",
"rv64uzfh-p-fcvt.bin",
"rv64uzfh-p-fcvt_w.bin",
"rv64uzfh-p-fdiv.bin",
"rv64uzfh-p-fmadd.bin",
"rv64uzfh-p-fmin.bin",
"rv64uzfh-p-ldst.bin",
"rv64uzfh-p-move.bin",
"rv64uzfh-p-recoding.bin",
"rv64uzvfh-p-vfadd.bin",
"rv64uzvfh-p-vfclass.bin",
"rv64uzvfh-p-vfcvtfx.bin",
"rv64uzvfh-p-vfcvtfxu.bin",
"rv64uzvfh-p-vfcvtrxf.bin",
"rv64uzvfh-p-vfcvtrxuf.bin",
"rv64uzvfh-p-vfcvtxf.bin",
"rv64uzvfh-p-vfcvtxuf.bin",
"rv64uzvfh-p-vfdiv.bin",
"rv64uzvfh-p-vfdown.bin",
"rv64uzvfh-p-vfmacc.bin",
"rv64uzvfh-p-vfmadd.bin",
"rv64uzvfh-p-vfmax.bin",
"rv64uzvfh-p-vfmerge.bin",
"rv64uzvfh-p-vfmin.bin",
"rv64uzvfh-p-vfmsac.bin",
"rv64uzvfh-p-vfmsub.bin",
"rv64uzvfh-p-vfmul.bin",
"rv64uzvfh-p-vfmv.bin",
"rv64uzvfh-p-vfncvtff.bin",
"rv64uzvfh-p-vfncvtfx.bin",
"rv64uzvfh-p-vfncvtfxu.bin",
"rv64uzvfh-p-vfncvtrff.bin",
"rv64uzvfh-p-vfncvtrxf.bin",
"rv64uzvfh-p-vfncvtrxuf.bin",
"rv64uzvfh-p-vfncvtxf.bin",
"rv64uzvfh-p-vfncvtxuf.bin",
"rv64uzvfh-p-vfnmacc.bin",
"rv64uzvfh-p-vfnmadd.bin",
"rv64uzvfh-p-vfnmsac.bin",
"rv64uzvfh-p-vfnmsub.bin",
"rv64uzvfh-p-vfrdiv.bin",
"rv64uzvfh-p-vfrec7.bin",
"rv64uzvfh-p-vfredmax.bin",
"rv64uzvfh-p-vfredmin.bin",
"rv64uzvfh-p-vfredosum.bin",
"rv64uzvfh-p-vfredusum.bin",
"rv64uzvfh-p-vfrsqrt7.bin",
"rv64uzvfh-p-vfrsub.bin",
"rv64uzvfh-p-vfsgnj.bin",
"rv64uzvfh-p-vfsgnjn.bin",
"rv64uzvfh-p-vfsgnjx.bin",
"rv64uzvfh-p-vfsqrt.bin",
"rv64uzvfh-p-vfsub.bin",
"rv64uzvfh-p-vfup.bin",
"rv64uzvfh-p-vfwadd.bin",
"rv64uzvfh-p-vfwadd-w.bin",
"rv64uzvfh-p-vfwcvtff.bin",
"rv64uzvfh-p-vfwcvtfx.bin",
"rv64uzvfh-p-vfwcvtfxu.bin",
"rv64uzvfh-p-vfwcvtrxf.bin",
"rv64uzvfh-p-vfwcvtrxuf.bin",
"rv64uzvfh-p-vfwcvtxf.bin",
"rv64uzvfh-p-vfwcvtxuf.bin",
"rv64uzvfh-p-vfwmacc.bin",
"rv64uzvfh-p-vfwmsac.bin",
"rv64uzvfh-p-vfwmul.bin",
"rv64uzvfh-p-vfwnmacc.bin",
"rv64uzvfh-p-vfwnmsac.bin",
"rv64uzvfh-p-vfwredosum.bin",
"rv64uzvfh-p-vfwredusum.bin",
"rv64uzvfh-p-vfwsub.bin",
"rv64uzvfh-p-vfwsub-w.bin",
"rv64uzvfh-p-vmfeq.bin",
"rv64uzvfh-p-vmfge.bin",
"rv64uzvfh-p-vmfgt.bin",
"rv64uzvfh-p-vmfle.bin",
"rv64uzvfh-p-vmflt.bin",
"rv64uzvfh-p-vmfne.bin"
]
f16_test = map(lambda x: os.path.join(base_dir, x), workloads)
return f16_test

def __get_ci_mc(self, name=None):
base_dir = "/nfs/home/share/ci-workloads"
workloads = [
Expand Down Expand Up @@ -479,7 +567,8 @@ def run_ci(self, test):
"coremark": self.__am_apps_path,
"coremark-1-iteration": self.__am_apps_path,
"rvv-bench": self.__get_ci_rvvbench,
"rvv-test": self.__get_ci_rvvtest
"rvv-test": self.__get_ci_rvvtest,
"f16_test": self.__get_ci_F16test
}
for target in all_tests.get(test, self.__get_ci_workloads)(test):
print(target)
Expand All @@ -506,7 +595,8 @@ def run_ci_vcs(self, test):
"coremark": self.__am_apps_path,
"coremark-1-iteration": self.__am_apps_path,
"rvv-bench": self.__get_ci_rvvbench,
"rvv-test": self.__get_ci_rvvtest
"rvv-test": self.__get_ci_rvvtest,
"f16_test": self.__get_ci_F16test
}
for target in all_tests.get(test, self.__get_ci_workloads)(test):
print(target)
Expand Down

0 comments on commit dd16cea

Please sign in to comment.