timing(csr): add 1 cycle to csr read/write and select highest interrupt priority #9369
Triggered via pull request
November 28, 2024 15:11
Status
Success
Total duration
5h 14m 30s
Artifacts
–
emu.yml
on: pull_request
Changes Detection
7s
Generate Verilog
1h 35m
EMU - Basics
3h 39m
EMU - CHI
1h 18m
EMU - Performance
3h 31m
EMU - MC
4h 3m
SIMV - Basics
5h 14m
Check Submodules
28s
Annotations
1 warning
Changes Detection
Unexpected input(s) 'predicate-quantifier', valid inputs are ['token', 'working-directory', 'ref', 'base', 'filters', 'list-files', 'initial-fetch-depth']
|