Skip to content

timing(csr): add 1 cycle to csr read/write and select highest interrupt priority #416

timing(csr): add 1 cycle to csr read/write and select highest interrupt priority

timing(csr): add 1 cycle to csr read/write and select highest interrupt priority #416

Triggered via pull request November 27, 2024 09:38
Status Success
Total duration 2m 48s
Artifacts

format.yml

on: pull_request
Fit to window
Zoom out
Zoom in