Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

ci: Add RISC-V platforms for LLVM testing #840

Merged
merged 4 commits into from
Nov 26, 2024
Merged

Conversation

stephanosio
Copy link
Member

Add RISC-V platforms for LLVM testing, and disable them for now until they are fixed on the Zephyr side.

This commit adds the RV32I, RV32E and RV64I Zephyr boards for testing
the Clang/LLVM toolchain.

Signed-off-by: Stephanos Ioannidis <[email protected]>
There are issues building tests for qemu_riscv32 using the LLVM
toolchain.

Revert this commit once these issues are fixed on the Zephyr side.

Signed-off-by: Stephanos Ioannidis <[email protected]>
There are issues building tests for qemu_riscv32e using the LLVM
toolchain.

Revert this commit once these issues are fixed on the Zephyr side.

Signed-off-by: Stephanos Ioannidis <[email protected]>
There are issues building tests for qemu_riscv64 using the LLVM
toolchain.

Revert this commit once these issues are fixed on the Zephyr side.

Signed-off-by: Stephanos Ioannidis <[email protected]>
@stephanosio stephanosio marked this pull request as ready for review November 26, 2024 10:20
@stephanosio stephanosio merged commit 36420d3 into topic-clang Nov 26, 2024
15 of 56 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant