Skip to content

Releases: wpmed92/RiscyD2

RiscyD2 v0.0.2

02 Jan 16:29
38d7bfd
Compare
Choose a tag to compare

Fix csr cycle counter to count on every 100MHz cycle

RiscyD2 v0.0.1

02 Jan 14:00
72e7cdd
Compare
Choose a tag to compare
  • Support base integer RISC-V instruction set with M (muldiv) extension support (Arch=RV32IM)
  • Add tools to interact with the board through UART
  • Basic assembler to compile small test programs
  • Python based emulator

Bitstream is included with the release to easily load it to the board.