clarified riscvOVPsim availability

tjaychen · Jun 20, 2018 · 070b1c6 · 070b1c6
1 parent 0cd3faf
commit 070b1c6
Show file tree

Hide file tree

Showing 3 changed files with 10 additions and 4 deletions.
diff --git a/README.md b/README.md
@@ -49,4 +49,4 @@ To run the rv32i test suite on riscvOVPsim
 
 ### Accessing riscvOVPsim
 
-Currently the Imperas developed _riscvOVPsim_ compliance simulator is not yet publicly available on GitHub. Imperas is working on this. In the mean time if you would like early access to this fully functional RISC-V simulator please contact [email protected] or [email protected]
+As we create the RISCV.org compliance test suite, the Imperas developed _riscvOVPsim_ compliance simulator is included as part of this GitHub repository. For more information please contact [email protected] or [email protected].
diff --git a/doc/README.adoc b/doc/README.adoc
@@ -1,6 +1,6 @@
 = RISC-V Compliance Tests =
 RISC-V Foundation Compliance Task Group
-Issue 1.9 Draft
+Issue 1.10 Draft
 :toc:
 :icons: font
 :numbered:
@@ -121,6 +121,12 @@ Jeremy Bennett, Mary Bennett, Simon Davidmann, Radek Hajek, Lee Moore, Milan Nos
 [cols="<1,<2,<3,<4",options="header,pagewidth",]
 |================================================================================
 | _Revision_ | _Date_            | _Author_ | _Modification_
+| 1.10 Draft  | 20 June 2018      |
+
+Simon Davidmann, Lee Moore |
+
+Cleaned up description of updated framework and inclusion of riscvOVPsim.
+
 | 1.9 Draft  | 12 June 2018      |
 
 Jeremy Bennett |
@@ -177,7 +183,7 @@ Lee Moore |
 Revised format and expand to describe framework, usage of many tests groups,
 and different Targets
 
-|1.0         | 24 December 2018  |
+|1.0         | 24 December 2017  |
 
 Radek Hajek
 Milan Nostersky

diff --git a/riscv-target/riscvOVPsim/README.md b/riscv-target/riscvOVPsim/README.md
@@ -1,3 +1,3 @@
 # Accessing riscvOVPsim
 
-Currently the Imperas (www.imperas.com/riscv) developed riscvOVPsim compliance simulator is not yet publicly available on GitHub. Imperas is working on this. In the mean time if you would like early access to this fully functional RISC-V simulator please contact [email protected] or [email protected]
+As we create the RISCV.org compliance test suite, the Imperas developed _riscvOVPsim_ compliance simulator is included as part of this GitHub repository. For more information please contact [email protected] or [email protected] or visit http://www.imperas.com/riscv.
Original file line number	Diff line number	Diff line change
Expand Up		@@ -49,4 +49,4 @@ To run the rv32i test suite on riscvOVPsim

		### Accessing riscvOVPsim

		Currently the Imperas developed _riscvOVPsim_ compliance simulator is not yet publicly available on GitHub. Imperas is working on this. In the mean time if you would like early access to this fully functional RISC-V simulator please contact [email protected] or [email protected]
		As we create the RISCV.org compliance test suite, the Imperas developed _riscvOVPsim_ compliance simulator is included as part of this GitHub repository. For more information please contact [email protected] or [email protected].