Skip to content

Commit

Permalink
Update README.md
Browse files Browse the repository at this point in the history
  • Loading branch information
ziteh committed Jul 7, 2023
1 parent 604ce9c commit cd78c0d
Showing 1 changed file with 6 additions and 45 deletions.
51 changes: 6 additions & 45 deletions README.md
Original file line number Diff line number Diff line change
Expand Up @@ -2,55 +2,16 @@

![](https://i.imgur.com/4C4MsGw.jpg)

*Calcite52* - A 52 keys ortho keyboard, compatible with Kailh Choc low profile switch. Base on [Home row mods](https://precondition.github.io/home-row-mods) and [ARTSEY](https://artsey.io/).
Kailh Choc V1 low profile switches ortho keyboard, powered by [QMK](https://github.com/qmk/qmk_firmware) and [Vial QMK](https://github.com/vial-kb/vial-qmk) firmware.

Powered by [QMK](https://github.com/qmk/qmk_firmware) and [Vial QMK](https://github.com/vial-kb/vial-qmk) firmware.
- [Calcite60](/Calcite60/)
- [Calcite52](/Calcite52/)

## Features
## Note

- USB Type-C.
- 52 Kailh Choc low profile (PG1350 series) keys.
- Ortholinear layout.
- Support [Vial](https://get.vial.today/), edit keymap and configure keyboard in real time.
- Uses the [Raspberry Pi RP2040](https://www.raspberrypi.com/products/rp2040/) ARM Cortex-M0+ MCU, with 16MB (128Mb) external flash.
- SRV05-4 chip for USB ESD (Electrostatic discharge) protection.
- Resettable fuse to prevent power chort circuit and/or overcurrent.
- RESET and BOOT buttons for RP2040.
- One configurable LED (e.g. Caps Lock indicator).
- USB D+/- pads for debugging.
- 500mA 3.3V LDO regulator (RT9013-33GB, SOT-23-5).
- JLCPCB's PCBA service available, no need to solder parts yourself.
- M2 screw mounting holes.
Gerber, BOM and CPL files are generated by [KiCad JLCPCB Tools](https://github.com/Bouni/kicad-jlcpcb-tools) plugin.

## PCB

| | Preview |
| :----: | :----------------------------------: |
| Front | ![](https://i.imgur.com/gmzlI4C.png) |
| Back | ![](https://i.imgur.com/0coQmdB.png) |
| Layers | ![](https://i.imgur.com/m04crWC.png) |

BOM and CPL `.csv` files for PCBA service are placed in [Releases](https://github.com/siderakb/calcite/releases) page.

> Gerber, BOM and CPL files are generated by [KiCad JLCPCB Tools](https://github.com/Bouni/kicad-jlcpcb-tools) plugin.
> I use [KiCAD KLE Placer](https://github.com/zykrah/kicad-kle-placer) plugin to automatically place switch footprints.
### Board Characteristics

- Copper layer count: 2
- Board thickness: 1.6 mm
- Board overall dimensions: 231.14 mm x 97.79 mm
- Min track/spacing: 0.13 mm / 0.13 mm
- Min hole diameter: 0.3 mm
- Castellated pads: No
- Edge card connectors: No
- Plated board edge: No

## Firmware

Vial QMK firmware is available in [siderakb/vial-qmk](https://github.com/siderakb/vial-qmk/tree/siderakb/main/keyboards/siderakb/calcite52) (*siderakb/main* branch).

## Footprints
I use [KiCAD KLE Placer](https://github.com/zykrah/kicad-kle-placer) plugin to automatically place switch footprints.

If `key-switches.pretty` folder is empty, execute `git submodule update --init` to clone submodule.

Expand Down

0 comments on commit cd78c0d

Please sign in to comment.