Skip to content

target/riscv: access registers via reg->type #1212

target/riscv: access registers via reg->type

target/riscv: access registers via reg->type #1212

Triggered via pull request December 20, 2024 11:50
Status Success
Total duration 1m 11s
Artifacts 1

linux-build.yml

on: pull_request
Fit to window
Zoom out
Zoom in

Annotations

1 warning
build64
ubuntu-latest pipelines will use ubuntu-24.04 soon. For more details, see https://github.com/actions/runner-images/issues/10636

Artifacts

Produced during runtime
Name Size
openocd64-7d5d3af
2.33 MB