Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

stm32h743xx: Add AXI SRAM memory map #1673

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
Open

stm32h743xx: Add AXI SRAM memory map #1673

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
8 changes: 5 additions & 3 deletions pyocd/target/builtin/target_STM32H743xx.py
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,5 +1,6 @@
# pyOCD debugger
# Copyright (c) 2023 David van Rijn
# Copyright (C) 2024 Adam Gausmann
# SPDX-License-Identifier: Apache-2.0
#
# Licensed under the Apache License, Version 2.0 (the "License");
Expand Down Expand Up @@ -168,6 +169,10 @@ class STM32H743xx(CoreSightTarget):
RamRegion( start=0x20000000, length=0x20000,
is_cachable=False,
access="rw"),

# AXI SRAM
RamRegion( start=0x24000000, length=0x80000),

#sram1
RamRegion( start=0x30000000, length=0x20000,
is_powered_on_boot=False),
Expand Down Expand Up @@ -321,6 +326,3 @@ def mass_erase(self, flash_banks=[0,1]):
while self.read32(bank.flash_sr) & 1:
time.sleep(0.1)
LOG.info("mass_erase bank %i done", bank.bank)