Skip to content

Add initial linting CI #5

Add initial linting CI

Add initial linting CI #5

GitHub Actions / verible-verilog-lint failed Jul 26, 2024 in 1s

reviewdog [verible-verilog-lint] report

reported by reviewdog 🐶

Findings (4)

src/memory_island_core.sv|607 col 101| Line length exceeds max: 100; is: 101 [Style: line-length] [line-length]
src/memory_island_core.sv|609 col 101| Line length exceeds max: 100; is: 101 [Style: line-length] [line-length]
src/memory_island_core.sv|611 col 101| Line length exceeds max: 100; is: 101 [Style: line-length] [line-length]
src/memory_island_core.sv|613 col 101| Line length exceeds max: 100; is: 101 [Style: line-length] [line-length]

Filtered Findings (9)

src/axi_memory_island_wrap.sv|54 col 26| Explicitly define a storage type for every parameter and localparam, (MemorySimInit). [Style: constants] [explicit-parameter-storage-type]
src/memory_island_core.sv|43 col 26| Explicitly define a storage type for every parameter and localparam, (MemorySimInit). [Style: constants] [explicit-parameter-storage-type]
src/memory_island_core.sv|375 col 101| Line length exceeds max: 100; is: 102 [Style: line-length] [line-length]
src/memory_island_core.sv|382 col 101| Line length exceeds max: 100; is: 115 [Style: line-length] [line-length]
src/memory_island_core.sv|391 col 101| Line length exceeds max: 100; is: 112 [Style: line-length] [line-length]
src/memory_island_core.sv|392 col 101| Line length exceeds max: 100; is: 110 [Style: line-length] [line-length]
src/memory_island_core.sv|398 col 101| Line length exceeds max: 100; is: 139 [Style: line-length] [line-length]
src/memory_island_core.sv|407 col 101| Line length exceeds max: 100; is: 114 [Style: line-length] [line-length]
src/memory_island_core.sv|420 col 101| Line length exceeds max: 100; is: 127 [Style: line-length] [line-length]

Annotations

Check warning on line 607 in src/memory_island_core.sv

See this annotation in the file changed.

@github-actions github-actions / verible-verilog-lint

[verible-verilog-lint] src/memory_island_core.sv#L607

Line length exceeds max: 100; is: 101 [Style: line-length] [line-length]
Raw output
message:"Line length exceeds max: 100; is: 101 [Style: line-length] [line-length]"  location:{path:"./src/memory_island_core.sv"  range:{start:{line:607  column:101}}}  severity:WARNING  source:{name:"verible-verilog-lint"  url:"https://github.com/chipsalliance/verible"}

Check warning on line 609 in src/memory_island_core.sv

See this annotation in the file changed.

@github-actions github-actions / verible-verilog-lint

[verible-verilog-lint] src/memory_island_core.sv#L609

Line length exceeds max: 100; is: 101 [Style: line-length] [line-length]
Raw output
message:"Line length exceeds max: 100; is: 101 [Style: line-length] [line-length]"  location:{path:"./src/memory_island_core.sv"  range:{start:{line:609  column:101}}}  severity:WARNING  source:{name:"verible-verilog-lint"  url:"https://github.com/chipsalliance/verible"}

Check warning on line 611 in src/memory_island_core.sv

See this annotation in the file changed.

@github-actions github-actions / verible-verilog-lint

[verible-verilog-lint] src/memory_island_core.sv#L611

Line length exceeds max: 100; is: 101 [Style: line-length] [line-length]
Raw output
message:"Line length exceeds max: 100; is: 101 [Style: line-length] [line-length]"  location:{path:"./src/memory_island_core.sv"  range:{start:{line:611  column:101}}}  severity:WARNING  source:{name:"verible-verilog-lint"  url:"https://github.com/chipsalliance/verible"}

Check warning on line 613 in src/memory_island_core.sv

See this annotation in the file changed.

@github-actions github-actions / verible-verilog-lint

[verible-verilog-lint] src/memory_island_core.sv#L613

Line length exceeds max: 100; is: 101 [Style: line-length] [line-length]
Raw output
message:"Line length exceeds max: 100; is: 101 [Style: line-length] [line-length]"  location:{path:"./src/memory_island_core.sv"  range:{start:{line:613  column:101}}}  severity:WARNING  source:{name:"verible-verilog-lint"  url:"https://github.com/chipsalliance/verible"}