New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add internal CI #6

Merged

micprog merged 5 commits into main from michaero/synth_ci

Aug 12, 2024

Merged

Add internal CI #6

Add vsim bare test to CI

GitHub Actions / verible-verilog-lint succeeded Aug 8, 2024 in 0s

reviewdog [verible-verilog-lint] report

reported by reviewdog 🐶

Findings (0)

Filtered Findings (0)

View more details on GitHub Actions