Skip to content

Commit

Permalink
Move verilog-lint waivers in-file
Browse files Browse the repository at this point in the history
  • Loading branch information
micprog committed Aug 6, 2024
1 parent 4079679 commit c303b4d
Show file tree
Hide file tree
Showing 4 changed files with 3 additions and 7 deletions.
6 changes: 0 additions & 6 deletions .github/verible.waiver

This file was deleted.

2 changes: 1 addition & 1 deletion .github/workflows/lint.yml
Original file line number Diff line number Diff line change
Expand Up @@ -24,6 +24,6 @@ jobs:
./src
./test
exclude_paths:
extra_args: "--waiver_files .github/verible.waiver --rules=-interface-name-style --lint_fatal --parse_fatal"
extra_args: "--rules=-interface-name-style --lint_fatal --parse_fatal"
github_token: ${{ secrets.GITHUB_TOKEN }}
reviewdog_reporter: github-check
1 change: 1 addition & 0 deletions src/axi_memory_island_wrap.sv
Original file line number Diff line number Diff line change
Expand Up @@ -56,6 +56,7 @@ module axi_memory_island_wrap #(
parameter int unsigned NarrowExtraBF = 1,
/// Words per memory bank. (Total number of banks is (WideWidth/NarrowWidth)*NumWideBanks)
parameter int unsigned WordsPerBank = 1024,
// verilog_lint: waive explicit-parameter-storage-type
parameter MemorySimInit = "none"
) (
input logic clk_i,
Expand Down
1 change: 1 addition & 0 deletions src/memory_island_core.sv
Original file line number Diff line number Diff line change
Expand Up @@ -40,6 +40,7 @@ module memory_island_core #(
parameter int unsigned SpillReqBank = 0,
parameter int unsigned SpillRspBank = 0,

// verilog_lint: waive explicit-parameter-storage-type
parameter MemorySimInit = "none",

/// Relinquish narrow priority after x cycles, 0 for never. Requires SpillNarrowReqRouted==0.
Expand Down

0 comments on commit c303b4d

Please sign in to comment.