Skip to content
Change the repository type filter

All

    Repositories list

    • Rust
      0000Updated Dec 10, 2024Dec 10, 2024
    • Rust
      0100Updated Nov 29, 2024Nov 29, 2024
    • CI to publish chipsalliance/rocket-chip SNAPSHOTs on Sonatype
      Python
      0100Updated Nov 7, 2024Nov 7, 2024
    • 0100Updated Oct 31, 2024Oct 31, 2024
    • bus

      Public
      a bus
      Rust
      0000Updated Oct 25, 2024Oct 25, 2024
    • 0200Updated Sep 30, 2024Sep 30, 2024
    • 0800Updated Sep 17, 2024Sep 17, 2024
    • tidalsim

      Public
      Multi-level, sampled simulation using spike/uArch models/RTL for low latency, high fidelity, high throughput simulations
      Jupyter Notebook
      0502Updated May 20, 2024May 20, 2024
    • A Chisel DSL for imperative control flow machines.
      Scala
      BSD 3-Clause "New" or "Revised" License
      1000Updated Sep 15, 2023Sep 15, 2023
    • rtl2graph

      Public
      FIRRTL passes to transform a LoFIRRTL netlist to a graph for RTL embedding.
      Scala
      0300Updated Sep 10, 2023Sep 10, 2023
    • .github

      Public
      0000Updated Sep 8, 2023Sep 8, 2023
    • SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.
      SystemVerilog
      BSD 3-Clause "New" or "Revised" License
      11400Updated Aug 30, 2023Aug 30, 2023