Skip to content

Issues: olofk/edalize

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

86 Open 79 Closed
86 Open 79 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

[Bug Report] - Missing reporting option in edalize v0.6.0
#453 opened Nov 24, 2024 by rbrglez
[Documentation] - Unable to Reproduce Minimal Test from README Instructions
#451 opened Nov 20, 2024 by rbrglez
1
The Riviera pro backend of Edalize has minimal VHDL functionality
#446 opened Oct 23, 2024 by GCHQDeveloper211
Outdated Spyglass Backend (missing fields)
#444 opened Sep 20, 2024 by amal-araweelo
Not possible to add variables to Makefile with flow API
#443 opened Sep 18, 2024 by nicorum
flow_options are not checked
#441 opened Aug 22, 2024 by olofk
Reporting module test reports issues with numpy.dsize
#440 opened Aug 22, 2024 by olofk
Edatool.tool_options.get() returns string "None" rather than NoneType
#436 opened Jun 12, 2024 by shareefj
Error using f4pga flow for Xilinx
#435 opened Jun 6, 2024 by carlosedp
Symbiflow tool doesn't pass Yosys parameters when using VPR as PnR
#434 opened Jun 5, 2024 by carlosedp
1
edalize/flows/edaflow.py # Yeah, I know. It's just a temporary hack
#431 opened May 1, 2024 by rivos-pgr
1
Passing Verilog string parameters with quotes
#430 opened Apr 29, 2024 by meiniKi
Not possible to fully suppress stdout in edatool API?
#428 opened Apr 14, 2024 by keegandent
How to read an EDIF netlist into Vivado that isn't the toplevel?
#426 opened Apr 12, 2024 by shareefj
Incorrect toplevel name used when loading EDIF netlist in Vivado
#425 opened Apr 12, 2024 by shareefj
Yosys: configure_main should check for "file_type" in fileset, or provide a default
#424 opened Apr 9, 2024 by Isweet
Vivado flow not re-run when Verilog parameter is changed
#423 opened Apr 5, 2024 by keegandent
3
Jinja2 issue witth edarool loader
#419 opened Mar 26, 2024 by CCCDDDEEEFFF
4
Vars do not survive Edaflow
#415 opened Jan 26, 2024 by psi-chuffine
GHDL Support for cocotb simulation flow
#411 opened Jan 18, 2024 by psi-chuffine
2
make_libraries_directories on Windows fails due to mkdir -p
#403 opened Oct 24, 2023 by pintert3
3
Simulating Vivado IPs (xci, bd)
#399 opened Oct 13, 2023 by adrianmrd
4
Support a Vivado IP-packaging flow
#393 opened Sep 11, 2023 by McSherry
2
Modelsim missing in tools
#388 opened Jul 24, 2023 by garankonic
Xcelium: file list
#381 opened Apr 18, 2023 by pantikov
1
ProTip! Add no:assignee to see everything that’s not assigned.