System Level Design of a wide array of synchronous and asynchronous circuits using Verilog.
-
Notifications
You must be signed in to change notification settings - Fork 0
System Level Design of a wide array of synchronous and asynchronous circuits using Verilog. All designs are implemented on the Atrix 7, Nexys 4 FPGA. Projects include source code, reports, test benches, and constraints.
nsarras/Verilog_Design
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
System Level Design of a wide array of synchronous and asynchronous circuits using Verilog. All designs are implemented on the Atrix 7, Nexys 4 FPGA. Projects include source code, reports, test benches, and constraints.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published