Skip to content

Commit

Permalink
Updating board.mk makefiles to clean and reset xilinx projects
Browse files Browse the repository at this point in the history
  • Loading branch information
Dustin Richmond committed Jan 26, 2016
1 parent 83ebefe commit ad10192
Show file tree
Hide file tree
Showing 9 changed files with 10 additions and 1 deletion.
1 change: 1 addition & 0 deletions fpga/xilinx/NetFPGA/board.mk
Original file line number Diff line number Diff line change
Expand Up @@ -64,6 +64,7 @@ prj/$(PROJECT).runs/impl_1: $($(PROJECT)_FILES)

all $(TYPE) $(VENDOR) $(BOARD):$(PROJECT)
clean:
echo "reset_run impl_1; reset_run synth_1;" | vivado -mode tcl prj/$(PROJECT).xpr
rm -rf *.log *.jou *~ .Xil
rm -rf ip/doc ip/sim ip/source ip/synth ip/*.dcp ip/*.v ip/*.xml ip/*.vhdl ip/*.veo ip/*~
rm -rf prj/*.hw prj/*.runs prj/*.cache prj/*~
Expand Down
1 change: 1 addition & 0 deletions fpga/xilinx/ac701/board.mk
Original file line number Diff line number Diff line change
Expand Up @@ -64,6 +64,7 @@ prj/$(PROJECT).runs/impl_1: $($(PROJECT)_FILES)

all $(TYPE) $(VENDOR) $(BOARD):$(PROJECT)
clean:
echo "reset_run impl_1; reset_run synth_1;" | vivado -mode tcl prj/$(PROJECT).xpr
rm -rf *.log *.jou *~ .Xil
rm -rf ip/doc ip/sim ip/source ip/synth ip/*.dcp ip/*.v ip/*.xml ip/*.vhdl ip/*.veo ip/*~
rm -rf prj/*.hw prj/*.runs prj/*.cache prj/*~
Expand Down
1 change: 1 addition & 0 deletions fpga/xilinx/adm7V3/board.mk
Original file line number Diff line number Diff line change
Expand Up @@ -64,6 +64,7 @@ prj/$(PROJECT).runs/impl_1: $($(PROJECT)_FILES)

all $(TYPE) $(VENDOR) $(BOARD):$(PROJECT)
clean:
echo "reset_run impl_1; reset_run synth_1;" | vivado -mode tcl prj/$(PROJECT).xpr
rm -rf *.log *.jou *~ .Xil
rm -rf ip/doc ip/sim ip/source ip/synth ip/*.dcp ip/*.v ip/*.xml ip/*.vhdl ip/*.veo ip/*~
rm -rf prj/*.hw prj/*.runs prj/*.cache prj/*~
Expand Down
1 change: 1 addition & 0 deletions fpga/xilinx/kc705/board.mk
Original file line number Diff line number Diff line change
Expand Up @@ -64,6 +64,7 @@ prj/$(PROJECT).runs/impl_1: $($(PROJECT)_FILES)

all $(TYPE) $(VENDOR) $(BOARD):$(PROJECT)
clean:
echo "reset_run impl_1; reset_run synth_1;" | vivado -mode tcl prj/$(PROJECT).xpr
rm -rf *.log *.jou *~ .Xil
rm -rf ip/doc ip/sim ip/source ip/synth ip/*.dcp ip/*.v ip/*.xml ip/*.vhdl ip/*.veo ip/*~
rm -rf prj/*.hw prj/*.runs prj/*.cache prj/*~
Expand Down
1 change: 1 addition & 0 deletions fpga/xilinx/kcu105/board.mk
Original file line number Diff line number Diff line change
Expand Up @@ -64,6 +64,7 @@ prj/$(PROJECT).runs/impl_1: $($(PROJECT)_FILES)

all $(TYPE) $(VENDOR) $(BOARD):$(PROJECT)
clean:
echo "reset_run impl_1; reset_run synth_1;" | vivado -mode tcl prj/$(PROJECT).xpr
rm -rf *.log *.jou *~ .Xil
rm -rf ip/doc ip/sim ip/source ip/synth ip/*.dcp ip/*.v ip/*.xml ip/*.vhdl ip/*.veo ip/*~
rm -rf prj/*.hw prj/*.runs prj/*.cache prj/*~
Expand Down
1 change: 1 addition & 0 deletions fpga/xilinx/vc707/board.mk
Original file line number Diff line number Diff line change
Expand Up @@ -64,6 +64,7 @@ prj/$(PROJECT).runs/impl_1: $($(PROJECT)_FILES)

all $(TYPE) $(VENDOR) $(BOARD):$(PROJECT)
clean:
echo "reset_run impl_1; reset_run synth_1;" | vivado -mode tcl prj/$(PROJECT).xpr
rm -rf *.log *.jou *~ .Xil
rm -rf ip/doc ip/sim ip/source ip/synth ip/*.dcp ip/*.v ip/*.xml ip/*.vhdl ip/*.veo ip/*~
rm -rf prj/*.hw prj/*.runs prj/*.cache prj/*~
Expand Down
3 changes: 2 additions & 1 deletion fpga/xilinx/vc709/board.mk
Original file line number Diff line number Diff line change
Expand Up @@ -64,9 +64,10 @@ prj/$(PROJECT).runs/impl_1: $($(PROJECT)_FILES)

all $(TYPE) $(VENDOR) $(BOARD):$(PROJECT)
clean:
echo "reset_run impl_1; reset_run synth_1;" | vivado -mode tcl prj/$(PROJECT).xpr
rm -rf *.log *.jou *~ .Xil
rm -rf ip/doc ip/sim ip/source ip/synth ip/*.dcp ip/*.v ip/*.xml ip/*.vhdl ip/*.veo ip/*~
rm -rf prj/*.hw prj/*.runs prj/*.cache prj/*~

clobber:
rm -rf bit/*.sof
rm -rf bit/*.bit
1 change: 1 addition & 0 deletions fpga/xilinx/vcu108/board.mk
Original file line number Diff line number Diff line change
Expand Up @@ -64,6 +64,7 @@ prj/$(PROJECT).runs/impl_1: $($(PROJECT)_FILES)

all $(TYPE) $(VENDOR) $(BOARD):$(PROJECT)
clean:
echo "reset_run impl_1; reset_run synth_1;" | vivado -mode tcl prj/$(PROJECT).xpr
rm -rf *.log *.jou *~ .Xil
rm -rf ip/doc ip/sim ip/source ip/synth ip/*.dcp ip/*.v ip/*.xml ip/*.vhdl ip/*.veo ip/*~
rm -rf prj/*.hw prj/*.runs prj/*.cache prj/*~
Expand Down
1 change: 1 addition & 0 deletions fpga/xilinx/zc706/board.mk
Original file line number Diff line number Diff line change
Expand Up @@ -64,6 +64,7 @@ prj/$(PROJECT).runs/impl_1: $($(PROJECT)_FILES)

all $(TYPE) $(VENDOR) $(BOARD):$(PROJECT)
clean:
echo "reset_run impl_1; reset_run synth_1;" | vivado -mode tcl prj/$(PROJECT).xpr
rm -rf *.log *.jou *~ .Xil
rm -rf ip/doc ip/sim ip/source ip/synth ip/*.dcp ip/*.v ip/*.xml ip/*.vhdl ip/*.veo ip/*~
rm -rf prj/*.hw prj/*.runs prj/*.cache prj/*~
Expand Down

0 comments on commit ad10192

Please sign in to comment.