Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update Python Debug Modules and fix Virtual Timer clock issue #61

Merged
merged 27 commits into from
Apr 16, 2024

Conversation

rivos-eblot
Copy link

No description provided.

Ensure there could not be more than one handler assigned to each logger,
to avoid duplication of messages.

Signed-off-by: Emmanuel Blot <[email protected]>
- use a cache to track transitions for TMS sequences
- use a cache to update current state from new transitions

Signed-off-by: Emmanuel Blot <[email protected]>
- reduce log evaluation for low level comm traces
- use local bytearray to build TCP packet
- use local variables for JTAG signal management

Signed-off-by: Emmanuel Blot <[email protected]>
Output is similar to `hexdump -C`

Signed-off-by: Emmanuel Blot <[email protected]>
Should only report the first line of the module documentation

Signed-off-by: Emmanuel Blot <[email protected]>
Basic features, limited to RV32 and 32-bit operations:
- read/write DM registers
- read/write CSR and registers or RISC-V core
- read/write memory
- load and execute ELF file

Signed-off-by: Emmanuel Blot <[email protected]>
VIRTUAL timer is paced with icount setting; VIRTUAL_RT is not.
This means that as the higher icount, the less instruction executed in a
given time slot, VIRTUAL_RT makes HW timer relatively much faster from
the guest standpoint.

Signed-off-by: Emmanuel Blot <[email protected]>
… bug

- CSR value is not required when no CSR check is requested
- remove useless update of TDI signal
- implement System Bus "fast mode" transfer

Signed-off-by: Emmanuel Blot <[email protected]>
- remove useless setter/getter for TMS and TDI
- remove useless TMS update, already performed by state selection

Signed-off-by: Emmanuel Blot <[email protected]>
* TAP IR length
* DMI base address

Signed-off-by: Emmanuel Blot <[email protected]>
@rivos-eblot rivos-eblot requested a review from loiclefort April 16, 2024 17:20
Copy link

@loiclefort loiclefort left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM (already reviewed and tested at Rivos)

@loiclefort loiclefort merged commit 154dacf into lowRISC:ot-darjeeling-8.2.0 Apr 16, 2024
5 checks passed
@loiclefort loiclefort deleted the dev/ebl/dm_update branch April 16, 2024 22:06
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants