Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[SiVal] Add the cw340 exec_env to crypto tests #25662

Merged
merged 1 commit into from
Dec 16, 2024
Merged

[SiVal] Add the cw340 exec_env to crypto tests #25662

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
5 changes: 3 additions & 2 deletions sw/device/tests/crypto/BUILD
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -805,12 +805,11 @@ autogen_cryptotest_header(
opentitan_test(
name = "rsa_3072_verify_functest_wycheproof",
srcs = ["rsa_3072_verify_functest.c"],
# The test vectors don't fit in the flash allocated for ROM_EXT stage, so
# we have to restrict the environments to run with the test_rom.
exec_env = dicts.add(
EARLGREY_SILICON_OWNER_ROM_EXT_ENVS,
{
"//hw/top_earlgrey:fpga_cw310_test_rom": None,
"//hw/top_earlgrey:fpga_cw340_sival_rom_ext": None,
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

If this environment works then we should remove the comment above about it only working in test_rom environments

"//hw/top_earlgrey:sim_verilator": None,
},
),
Expand Down Expand Up @@ -1043,6 +1042,7 @@ opentitan_test(
EARLGREY_SILICON_OWNER_ROM_EXT_ENVS,
{
"//hw/top_earlgrey:fpga_cw310_rom_ext": None,
"//hw/top_earlgrey:fpga_cw340_sival_rom_ext": None,
},
),
deps = [
Expand All @@ -1061,6 +1061,7 @@ opentitan_test(
EARLGREY_SILICON_OWNER_ROM_EXT_ENVS,
{
"//hw/top_earlgrey:fpga_cw310_rom_ext": None,
"//hw/top_earlgrey:fpga_cw340_sival_rom_ext": None,
},
),
deps = [
Expand Down
Loading