Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[tlul] Choose valid default depths #21371

Merged
merged 1 commit into from
Feb 15, 2024
Merged

[tlul] Choose valid default depths #21371

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion hw/ip/tlul/README.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -596,7 +596,7 @@ The TL-UL socket `M:1` is a bus element that connects `M` TL-UL
hosts to 1 TL-UL device. Along with a `tlul_socket_1n`, this could
be used to build the TL-UL fabric, and uses `tlul_fifo` as its
building block. `tlul_socket_m1` has several parameterization settings
available. The `tlul_socket_m1` is synchronous, so a `tlul_async_fifo`
available. The `tlul_socket_m1` is synchronous, so a `tlul_fifo_async`
must be instantiated on any ports that run asynchronously.

| name | description |
Expand Down
4 changes: 2 additions & 2 deletions hw/ip/tlul/rtl/tlul_fifo_async.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -9,8 +9,8 @@
`include "prim_assert.sv"

module tlul_fifo_async #(
parameter int unsigned ReqDepth = 3,
parameter int unsigned RspDepth = 3
parameter int unsigned ReqDepth = 4,
parameter int unsigned RspDepth = 4
) (
input clk_h_i,
input rst_h_ni,
Expand Down
Loading