[flash_ctrl] Move to D2S

This resolves #20977. Signed-off-by: Andreas Kurth <[email protected]>
lowRISC · Mar 12, 2024 · c5a5ab1 · c5a5ab1
1 parent 226c72b
commit c5a5ab1
Show file tree

Hide file tree

Showing 5 changed files with 5 additions and 5 deletions.
diff --git a/hw/ip/flash_ctrl/data/flash_ctrl.hjson b/hw/ip/flash_ctrl/data/flash_ctrl.hjson
@@ -32,7 +32,7 @@
       {
           version:            "2.0.0",
           life_stage:         "L1",
-          design_stage:       "D1",
+          design_stage:       "D2S",
           verification_stage: "V1",
           dif_stage:          "S2",
       },

diff --git a/hw/ip/flash_ctrl/data/flash_ctrl.hjson.tpl b/hw/ip/flash_ctrl/data/flash_ctrl.hjson.tpl
@@ -43,7 +43,7 @@
       {
           version:            "2.0.0",
           life_stage:         "L1",
-          design_stage:       "D1",
+          design_stage:       "D2S",
           verification_stage: "V1",
           dif_stage:          "S2",
       },

diff --git a/hw/ip_templates/flash_ctrl/data/flash_ctrl.hjson.tpl b/hw/ip_templates/flash_ctrl/data/flash_ctrl.hjson.tpl
@@ -43,7 +43,7 @@
       {
           version:            "2.0.0",
           life_stage:         "L1",
-          design_stage:       "D1",
+          design_stage:       "D2S",
           verification_stage: "V1",
           dif_stage:          "S2",
       },

diff --git a/hw/top_earlgrey/ip/flash_ctrl/data/autogen/flash_ctrl.hjson b/hw/top_earlgrey/ip/flash_ctrl/data/autogen/flash_ctrl.hjson
@@ -38,7 +38,7 @@
       {
           version:            "2.0.0",
           life_stage:         "L1",
-          design_stage:       "D1",
+          design_stage:       "D2S",
           verification_stage: "V1",
           dif_stage:          "S2",
       },

diff --git a/hw/top_earlgrey/ip_autogen/flash_ctrl/data/flash_ctrl.hjson b/hw/top_earlgrey/ip_autogen/flash_ctrl/data/flash_ctrl.hjson
@@ -32,7 +32,7 @@
       {
           version:            "2.0.0",
           life_stage:         "L1",
-          design_stage:       "D1",
+          design_stage:       "D2S",
           verification_stage: "V1",
           dif_stage:          "S2",
       },