Skip to content

Commit

Permalink
[sival] Add silicon_owner exec env to SV2 test_suite.
Browse files Browse the repository at this point in the history
Signed-off-by: Miguel Osorio <[email protected]>
  • Loading branch information
moidx committed Dec 22, 2023
1 parent 0dc1bca commit 0f4bf8a
Show file tree
Hide file tree
Showing 2 changed files with 48 additions and 5 deletions.
45 changes: 44 additions & 1 deletion sw/device/tests/BUILD
Original file line number Diff line number Diff line change
Expand Up @@ -220,6 +220,7 @@ opentitan_test(
"//hw/top_earlgrey:fpga_cw310_sival_rom_ext": None,
"//hw/top_earlgrey:fpga_cw310_test_rom": None,
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": None,
"//hw/top_earlgrey:sim_dv": None,
},
deps = [
Expand Down Expand Up @@ -300,6 +301,7 @@ opentitan_test(
"//hw/top_earlgrey:fpga_cw310_sival_rom_ext": None,
"//hw/top_earlgrey:fpga_cw310_test_rom": None,
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": None,
"//hw/top_earlgrey:sim_dv": None,
},
deps = [
Expand Down Expand Up @@ -379,6 +381,7 @@ opentitan_test(
"//hw/top_earlgrey:fpga_cw310_sival_rom_ext": None,
"//hw/top_earlgrey:fpga_cw310_test_rom": None,
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": None,
"//hw/top_earlgrey:sim_dv": None,
"//hw/top_earlgrey:sim_verilator": None,
},
Expand Down Expand Up @@ -425,6 +428,7 @@ opentitan_test(
"//hw/top_earlgrey:fpga_cw310_sival": None,
"//hw/top_earlgrey:fpga_cw310_sival_rom_ext": None,
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": None,
},
),
verilator = new_verilator_params(tags = ["broken"]),
Expand Down Expand Up @@ -886,8 +890,12 @@ opentitan_test(
"//hw/top_earlgrey:fpga_cw310_sival": None,
"//hw/top_earlgrey:fpga_cw310_sival_rom_ext": None,
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": "silicon_owner",
},
),
silicon_owner = silicon_params(
tags = ["broken"],
),
verilator = new_verilator_params(timeout = "eternal"),
deps = [
":otbn_randomness_impl",
Expand Down Expand Up @@ -1134,8 +1142,12 @@ opentitan_test(
"//hw/top_earlgrey:fpga_cw310_sival": None,
"//hw/top_earlgrey:fpga_cw310_sival_rom_ext": None,
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": "silicon_owner",
},
),
silicon_owner = silicon_params(
tags = ["broken"],
),
verilator = new_verilator_params(
timeout = "long",
),
Expand Down Expand Up @@ -1619,7 +1631,11 @@ opentitan_test(
srcs = ["keymgr_key_derivation_test.c"],
exec_env = dicts.add(
EARLGREY_TEST_ENVS,
{"//hw/top_earlgrey:silicon_creator": None},
{
# This test is not supported by the silicon_owner_sival_rom_ext
# configuration.
"//hw/top_earlgrey:silicon_creator": None,
},
),
verilator = new_verilator_params(timeout = "long"),
deps = [
Expand Down Expand Up @@ -1833,6 +1849,7 @@ opentitan_test(
"//hw/top_earlgrey:fpga_cw310_sival": None,
"//hw/top_earlgrey:fpga_cw310_sival_rom_ext": None,
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": None,
},
),
deps = [
Expand Down Expand Up @@ -1990,6 +2007,7 @@ opentitan_test(
"//hw/top_earlgrey:fpga_cw310_sival": None,
"//hw/top_earlgrey:fpga_cw310_sival_rom_ext": None,
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": None,
},
),
verilator = new_verilator_params(timeout = "long"),
Expand Down Expand Up @@ -2146,6 +2164,7 @@ opentitan_test(
"//hw/top_earlgrey:fpga_cw310_sival_rom_ext": None,
"//hw/top_earlgrey:fpga_cw310_test_rom": None,
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": None,
"//hw/top_earlgrey:sim_dv": None,
},
silicon = silicon_params(
Expand Down Expand Up @@ -2310,6 +2329,7 @@ opentitan_test(
"//hw/top_earlgrey:fpga_cw310_sival_rom_ext": None,
"//hw/top_earlgrey:fpga_cw310_test_rom": None,
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": "silicon_owner",
"//hw/top_earlgrey:sim_dv": None,
},
silicon = silicon_params(
Expand All @@ -2318,6 +2338,9 @@ opentitan_test(
""",
test_harness = "//sw/host/tests/chip/pwrmgr:sleep_all_wakeups",
),
silicon_owner = silicon_params(
tags = ["broken"],
),
deps = [
"//hw/top_earlgrey/ip_autogen/pwrmgr/data:pwrmgr_regs",
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
Expand Down Expand Up @@ -2364,6 +2387,7 @@ opentitan_test(
"//hw/top_earlgrey:fpga_cw310_sival": None,
"//hw/top_earlgrey:fpga_cw310_test_rom": None,
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": None,
},
),
verilator = new_verilator_params(timeout = "long"),
Expand Down Expand Up @@ -2584,6 +2608,7 @@ opentitan_test(
"//hw/top_earlgrey:fpga_cw310_sival": None,
"//hw/top_earlgrey:fpga_cw310_test_rom": None,
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": None,
},
silicon = silicon_params(
test_cmd = """
Expand Down Expand Up @@ -2831,6 +2856,7 @@ opentitan_test(
"//hw/top_earlgrey:fpga_cw310_sival": None,
"//hw/top_earlgrey:fpga_cw310_sival_rom_ext": None,
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": None,
},
),
verilator = new_verilator_params(
Expand All @@ -2851,8 +2877,12 @@ opentitan_test(
"//hw/top_earlgrey:fpga_cw310_sival": None,
"//hw/top_earlgrey:fpga_cw310_sival_rom_ext": None,
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": "silicon_owner",
},
),
silicon_owner = silicon_params(
tags = ["broken"],
),
verilator = new_verilator_params(
timeout = "long",
),
Expand Down Expand Up @@ -3129,9 +3159,13 @@ opentitan_test(
# "//hw/top_earlgrey:fpga_cw310_sival_rom_ext": None,
"//hw/top_earlgrey:fpga_cw310_test_rom": None,
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": "silicon_owner",
"//hw/top_earlgrey:sim_dv": None,
"//hw/top_earlgrey:sim_verilator": None,
},
silicon_owner = silicon_params(
tags = ["broken"],
),
verilator = new_verilator_params(
timeout = "long",
tags = ["broken"],
Expand Down Expand Up @@ -3224,8 +3258,12 @@ opentitan_test(
"//hw/top_earlgrey:fpga_cw310_sival": None,
"//hw/top_earlgrey:fpga_cw310_sival_rom_ext": None,
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": "silicon_owner",
},
),
silicon_owner = silicon_params(
tags = ["broken"],
),
deps = [
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//sw/device/lib/dif:alert_handler",
Expand Down Expand Up @@ -3260,6 +3298,7 @@ opentitan_test(
"//hw/top_earlgrey:fpga_cw310_sival": None,
"//hw/top_earlgrey:fpga_cw310_sival_rom_ext": None,
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": None,
},
),
verilator = new_verilator_params(
Expand Down Expand Up @@ -4006,6 +4045,7 @@ opentitan_binary(
# "//hw/top_earlgrey:fpga_cw310_sival_rom_ext": None,
# "//hw/top_earlgrey:fpga_cw310_test_rom": None,
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": "silicon_owner",
"//hw/top_earlgrey:sim_dv": None,
},
silicon = silicon_params(
Expand All @@ -4015,6 +4055,9 @@ opentitan_binary(
]),
test_harness = "//sw/host/tests/chip/uart:uart_tx_rx",
),
silicon_owner = silicon_params(
tags = ["broken"],
),
deps = [
"//hw/ip/lc_ctrl/data:lc_ctrl_regs",
"//hw/top_earlgrey/ip/clkmgr/data/autogen:clkmgr_regs",
Expand Down
8 changes: 4 additions & 4 deletions sw/device/tests/doc/sival/README.md
Original file line number Diff line number Diff line change
Expand Up @@ -184,8 +184,8 @@ key using the `nitrokey` signing token configuration.
bazel test --define DISABLE_VERILATOR_BUILD=true \
--//signing:token=//signing/tokens:nitrokey \
--//sw/device/silicon_creator/rom/keys/real/rsa:keyset=earlgrey_a0_dev_0 \
--build_tag_filters=silicon_creator \
--test_tag_filters=silicon_creator \
--build_tag_filters=silicon_creator,-broken \
--test_tag_filters=silicon_creator,-broken \
--test_output=streamed \
--define bitstream=gcp_splice \
--cache_test_results=no \
Expand All @@ -202,8 +202,8 @@ using the `cloud_kms` signing token configuration.
```console
bazel test --define DISABLE_VERILATOR_BUILD=true \
--//signing:token=//signing/tokens:cloud_kms \
--build_tag_filters=silicon_owner_sival_rom_ext \
--test_tag_filters=silicon_owner_sival_rom_ext \
--build_tag_filters=silicon_owner_sival_rom_ext,-broken \
--test_tag_filters=silicon_owner_sival_rom_ext,-broken \
--test_output=streamed \
--define bitstream=gcp_splice \
--cache_test_results=no \
Expand Down

0 comments on commit 0f4bf8a

Please sign in to comment.