Skip to content

Commit

Permalink
[darjeeling] Re-generate and properly set alert handler deps
Browse files Browse the repository at this point in the history
Signed-off-by: Robert Schilling <[email protected]>
  • Loading branch information
Razer6 committed Dec 3, 2024
1 parent f95005c commit 0bc5e5d
Show file tree
Hide file tree
Showing 3 changed files with 33 additions and 1 deletion.
24 changes: 24 additions & 0 deletions hw/top_darjeeling/data/autogen/top_darjeeling.gen.hjson
Original file line number Diff line number Diff line change
Expand Up @@ -8377,6 +8377,8 @@
DmHaltAddr: tl_main_pkg::ADDR_SPACE_RV_DM__MEM + dm::HaltAddress[31:0]
DmExceptionAddr: tl_main_pkg::ADDR_SPACE_RV_DM__MEM + dm::ExceptionAddress[31:0]
PipeLine: "0"
NEscalationSeverities: alert_handler_reg_pkg::N_ESC_SEV
WidthPingCounter: alert_handler_reg_pkg::PING_CNT_DW
}
clock_srcs:
{
Expand Down Expand Up @@ -8471,6 +8473,24 @@
default: 0xa1254b2276bec9fc
randwidth: 64
}
{
name: NEscalationSeverities
desc: Number of escalation severities
type: int unsigned
default: alert_handler_reg_pkg::N_ESC_SEV
local: "true"
expose: "true"
name_top: RvCoreIbexNEscalationSeverities
}
{
name: WidthPingCounter
desc: Width of the ping counter
type: int unsigned
default: alert_handler_reg_pkg::PING_CNT_DW
local: "true"
expose: "true"
name_top: RvCoreIbexWidthPingCounter
}
{
name: PMPEnable
desc: Enable PMP
Expand Down Expand Up @@ -15386,6 +15406,7 @@
}
}
]
incoming_alert: {}
exported_clks: {}
wakeups:
[
Expand Down Expand Up @@ -16311,6 +16332,7 @@
mbx_pcie1
rv_core_ibex
]
outgoing_alert_module: {}
alert:
[
{
Expand Down Expand Up @@ -17205,6 +17227,7 @@
lpg_idx: 11
}
]
outgoing_alert: {}
unmanaged_resets: {}
exported_rsts: {}
alert_lpgs:
Expand Down Expand Up @@ -17682,6 +17705,7 @@
}
}
]
outgoing_alert_lpgs: {}
inter_signal:
{
signals:
Expand Down
4 changes: 3 additions & 1 deletion hw/top_darjeeling/data/top_darjeeling.hjson
Original file line number Diff line number Diff line change
Expand Up @@ -983,7 +983,9 @@
SecureIbex: "1",
DmHaltAddr: "tl_main_pkg::ADDR_SPACE_RV_DM__MEM + dm::HaltAddress[31:0]",
DmExceptionAddr: "tl_main_pkg::ADDR_SPACE_RV_DM__MEM + dm::ExceptionAddress[31:0]",
PipeLine: "0"
PipeLine: "0",
NEscalationSeverities: "alert_handler_reg_pkg::N_ESC_SEV",
WidthPingCounter: "alert_handler_reg_pkg::PING_CNT_DW"
},
clock_srcs: {
clk_i: "main",
Expand Down
6 changes: 6 additions & 0 deletions hw/top_darjeeling/rtl/autogen/top_darjeeling.sv
Original file line number Diff line number Diff line change
Expand Up @@ -274,6 +274,9 @@ module top_darjeeling #(
import top_darjeeling_rnd_cnst_pkg::*;

// Local Parameters
// local parameters for rv_core_ibex
localparam int unsigned RvCoreIbexNEscalationSeverities = alert_handler_reg_pkg::N_ESC_SEV;
localparam int unsigned RvCoreIbexWidthPingCounter = alert_handler_reg_pkg::PING_CNT_DW;

// Signals
logic [3:0] mio_p2d;
Expand Down Expand Up @@ -838,6 +841,7 @@ module top_darjeeling #(
assign lpg_cg_en[18] = clkmgr_aon_cg_en.main_otbn;
assign lpg_rst_en[18] = rstmgr_aon_rst_en.lc[rstmgr_pkg::Domain0Sel];


// tie-off unused connections
//VCS coverage off
// pragma coverage off
Expand Down Expand Up @@ -2420,6 +2424,8 @@ module top_darjeeling #(
.RndCnstLfsrPerm(RndCnstRvCoreIbexLfsrPerm),
.RndCnstIbexKeyDefault(RndCnstRvCoreIbexIbexKeyDefault),
.RndCnstIbexNonceDefault(RndCnstRvCoreIbexIbexNonceDefault),
.NEscalationSeverities(RvCoreIbexNEscalationSeverities),
.WidthPingCounter(RvCoreIbexWidthPingCounter),
.PMPEnable(RvCoreIbexPMPEnable),
.PMPGranularity(RvCoreIbexPMPGranularity),
.PMPNumRegions(RvCoreIbexPMPNumRegions),
Expand Down

0 comments on commit 0bc5e5d

Please sign in to comment.