Skip to content
CI

[prim_ram_1p] Ram tiling for sram_ctrl and prim_ram_1p #3760

Sign in to view logs

[prim_ram_1p] Ram tiling for sram_ctrl and prim_ram_1p

[prim_ram_1p] Ram tiling for sram_ctrl and prim_ram_1p #3760

Triggered via pull request December 21, 2024 15:41
@Razer6Razer6
synchronize #25625
Razer6:ram-cfg-tile
Status Cancelled
Total duration 1h 2m 1s
Artifacts 4

ci.yml

on: pull_request
Lint (quick)
3m 3s
Lint (quick)
Earl Grey for CW310  /  Build bitstream
58m 33s
Earl Grey for CW310 / Build bitstream
Earl Grey for CW310 Hyperdebug  /  Build bitstream
58m 15s
Earl Grey for CW310 Hyperdebug / Build bitstream
Earl Grey for CW340  /  Build bitstream
58m 15s
Earl Grey for CW340 / Build bitstream
Lint (slow)
11m 35s
Lint (slow)
Build documentation
5m 2s
Build documentation
Airgapped build
7m 41s
Airgapped build
Verible lint
1m 11s
Verible lint
Run OTBN smoke Test
2m 31s
Run OTBN smoke Test
Run OTBN crypto tests
20m 14s
Run OTBN crypto tests
Verilated English Breakfast
8m 29s
Verilated English Breakfast
Verilated Earl Grey
23m 1s
Verilated Earl Grey
CW305's Bitstream
22m 5s
CW305's Bitstream
Build Docker Containers
2m 33s
Build Docker Containers
Build and test software
15m 16s
Build and test software
CW310 ROM Tests  /  FPGA test
CW310 ROM Tests / FPGA test
CW310 Test ROM Tests  /  FPGA test
CW310 Test ROM Tests / FPGA test
CW310 Manufacturing Tests  /  FPGA test
CW310 Manufacturing Tests / FPGA test
CW310 ROM_EXT Tests  /  FPGA test
CW310 ROM_EXT Tests / FPGA test
CW310 SiVal ROM_EXT Tests  /  FPGA test
CW310 SiVal ROM_EXT Tests / FPGA test
CW310 SiVal Tests  /  FPGA test
CW310 SiVal Tests / FPGA test
CW340 Manufacturing Tests  /  FPGA test
CW340 Manufacturing Tests / FPGA test
CW340 ROM Tests  /  FPGA test
CW340 ROM Tests / FPGA test
CW340 ROM_EXT Tests  /  FPGA test
CW340 ROM_EXT Tests / FPGA test
CW340 SiVal ROM_EXT Tests  /  FPGA test
CW340 SiVal ROM_EXT Tests / FPGA test
CW340 SiVal Tests  /  FPGA test
CW340 SiVal Tests / FPGA test
CW340 Test ROM Tests  /  FPGA test
CW340 Test ROM Tests / FPGA test
Cache bitstreams to GCP
0s
Cache bitstreams to GCP
Verify FPGA jobs
0s
Verify FPGA jobs
Fit to window
Zoom out
Zoom in

Annotations

25 errors
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Some target names have banned characters.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Build and test software
Process completed with exit code 1.
bash.sw/device/tests/otbn_randomness_test_sim_verilator.bash: bash#L1
exited with error code 1
bash.sw/device/tests/kmac_mode_cshake_test_sim_verilator.bash: bash#L1
exited with error code 1
bash.sw/device/tests/crt_test_sim_verilator.bash: bash#L1
exited with error code 1
bash.sw/device/tests/otbn_irq_test_sim_verilator.bash: bash#L1
exited with error code 1
bash.sw/device/tests/uart_smoketest_sim_verilator.bash: bash#L1
exited with error code 1
bash.sw/device/tests/kmac_mode_kmac_test_sim_verilator.bash: bash#L1
exited with error code 1
bash.sw/device/tests/flash_ctrl_test_sim_verilator.bash: bash#L1
exited with error code 1
bash.sw/device/tests/usbdev_test_sim_verilator.bash: bash#L1
exited with error code 1
bash.sw/device/tests/aes_smoketest_sim_verilator.bash: bash#L1
exited with error code 1
bash.sw/device/silicon_creator/rom/rom_epmp_test_sim_verilator.bash: bash#L1
exited with error code 1
Verilated Earl Grey
Process completed with exit code 3.
Earl Grey for CW310 / Build bitstream
Canceling since a higher priority waiting request for 'CI-refs/pull/25625/merge' exists
Earl Grey for CW310 / Build bitstream
The operation was canceled.
Earl Grey for CW340 / Build bitstream
Canceling since a higher priority waiting request for 'CI-refs/pull/25625/merge' exists
Earl Grey for CW340 / Build bitstream
The operation was canceled.
Earl Grey for CW310 Hyperdebug / Build bitstream
Canceling since a higher priority waiting request for 'CI-refs/pull/25625/merge' exists
Earl Grey for CW310 Hyperdebug / Build bitstream
The operation was canceled.

Artifacts

Produced during runtime
Name Size
chip_englishbreakfast_cw305
1.41 MB
sw_build_test-test-results
75.3 KB
verilated_englishbreakfast
7.02 MB
verilator_earlgrey-test-results
2.64 KB