Skip to content

[SiVal, aes] Fix bazel target on sideload test #3594

[SiVal, aes] Fix bazel target on sideload test

[SiVal, aes] Fix bazel target on sideload test #3594

Triggered via pull request December 18, 2024 10:48
Status Success
Total duration 1h 19m 32s
Artifacts 33

ci.yml

on: pull_request
Earl Grey for CW310 Hyperdebug  /  Build bitstream
1m 58s
Earl Grey for CW310 Hyperdebug / Build bitstream
Earl Grey for CW310  /  Build bitstream
2m 0s
Earl Grey for CW310 / Build bitstream
Earl Grey for CW340  /  Build bitstream
1m 55s
Earl Grey for CW340 / Build bitstream
Lint (slow)
11m 21s
Lint (slow)
Build documentation
4m 21s
Build documentation
Airgapped build
13m 16s
Airgapped build
Verible lint
1m 0s
Verible lint
Run OTBN smoke Test
2m 45s
Run OTBN smoke Test
Run OTBN crypto tests
20m 43s
Run OTBN crypto tests
Verilated English Breakfast
7m 47s
Verilated English Breakfast
Verilated Earl Grey
1h 16m
Verilated Earl Grey
CW305's Bitstream
22m 17s
CW305's Bitstream
Build Docker Containers
2m 43s
Build Docker Containers
Build and test software
13m 8s
Build and test software
CW310 SiVal Tests  /  FPGA test
33m 27s
CW310 SiVal Tests / FPGA test
CW310 SiVal ROM_EXT Tests  /  FPGA test
36m 15s
CW310 SiVal ROM_EXT Tests / FPGA test
CW310 Manufacturing Tests  /  FPGA test
33m 57s
CW310 Manufacturing Tests / FPGA test
CW310 ROM_EXT Tests  /  FPGA test
16m 21s
CW310 ROM_EXT Tests / FPGA test
CW310 Test ROM Tests  /  FPGA test
6m 37s
CW310 Test ROM Tests / FPGA test
CW310 ROM Tests  /  FPGA test
28m 29s
CW310 ROM Tests / FPGA test
CW310 ROM_EXT Tests  /  FPGA test
3m 51s
CW310 ROM_EXT Tests / FPGA test
CW340 Test ROM Tests  /  FPGA test
47s
CW340 Test ROM Tests / FPGA test
CW340 ROM Tests  /  FPGA test
46s
CW340 ROM Tests / FPGA test
CW340 ROM_EXT Tests  /  FPGA test
48s
CW340 ROM_EXT Tests / FPGA test
CW340 SiVal Tests  /  FPGA test
3m 44s
CW340 SiVal Tests / FPGA test
CW340 SiVal ROM_EXT Tests  /  FPGA test
55s
CW340 SiVal ROM_EXT Tests / FPGA test
CW340 Manufacturing Tests  /  FPGA test
8m 15s
CW340 Manufacturing Tests / FPGA test
Cache bitstreams to GCP
0s
Cache bitstreams to GCP
Verify FPGA jobs
25s
Verify FPGA jobs
Fit to window
Zoom out
Zoom in

Annotations

2 errors
Lint (slow)
Process completed with exit code 1.
Build and test software
Process completed with exit code 127.

Artifacts

Produced during runtime
Name Size
chip_englishbreakfast_cw305
1.34 MB
execute_fpga_rom_ext_tests_cw310-targets
618 Bytes
execute_fpga_rom_ext_tests_cw310-test-results
49 KB
execute_manuf_fpga_tests_cw310-targets
655 Bytes
execute_manuf_fpga_tests_cw310-test-results
81.6 KB
execute_manuf_fpga_tests_cw340-targets
291 Bytes
execute_manuf_fpga_tests_cw340-test-results
29.3 KB
execute_rom_ext_fpga_tests_cw310-targets
325 Bytes
execute_rom_ext_fpga_tests_cw310-test-results
2.63 KB
execute_rom_ext_fpga_tests_cw340-targets
162 Bytes
execute_rom_ext_fpga_tests_cw340-test-results
201 Bytes
execute_rom_fpga_tests_cw310-targets
1.8 KB
execute_rom_fpga_tests_cw310-test-results
45.3 KB
execute_rom_fpga_tests_cw340-targets
162 Bytes
execute_rom_fpga_tests_cw340-test-results
201 Bytes
execute_sival_fpga_tests_cw310-targets
931 Bytes
execute_sival_fpga_tests_cw310-test-results
70.2 KB
execute_sival_fpga_tests_cw340-targets
260 Bytes
execute_sival_fpga_tests_cw340-test-results
2.63 KB
execute_sival_rom_ext_fpga_tests_cw310-targets
2.39 KB
execute_sival_rom_ext_fpga_tests_cw310-test-results
175 KB
execute_sival_rom_ext_fpga_tests_cw340-targets
162 Bytes
execute_sival_rom_ext_fpga_tests_cw340-test-results
201 Bytes
execute_test_rom_fpga_tests_cw310-targets
372 Bytes
execute_test_rom_fpga_tests_cw310-test-results
52.7 KB
execute_test_rom_fpga_tests_cw340-targets
162 Bytes
execute_test_rom_fpga_tests_cw340-test-results
201 Bytes
partial-build-bin-chip_earlgrey_cw310
6 MB
partial-build-bin-chip_earlgrey_cw310_hyperdebug
6.05 MB
partial-build-bin-chip_earlgrey_cw340
9.68 MB
sw_build_test-test-results
59 KB
verilated_englishbreakfast
6.36 MB
verilator_earlgrey-test-results
9.07 KB