CI

RFC: Initial ROM vendor hooks implementation #3518

Sign in to view logs

Triggered via pull request December 17, 2024 10:13

sameo

synchronize #25642

sameo:topic/rom-vendor-hooks

Status Failure

Total duration 3h 24m 2s

Artifacts 31

ci.yml

on: pull_request

Earl Grey for CW340 / Build bitstream

Earl Grey for CW310 / Build bitstream

Earl Grey for CW310 Hyperdebug / Build bitstream

Build documentation

Airgapped build

Run OTBN smoke Test

Run OTBN crypto tests

Verilated English Breakfast

Verilated Earl Grey

CW305's Bitstream

Build Docker Containers

Build and test software

CW340 Test ROM Tests / FPGA test

CW340 ROM Tests / FPGA test

CW340 ROM_EXT Tests / FPGA test

CW340 SiVal Tests / FPGA test

CW340 SiVal ROM_EXT Tests / FPGA test

CW340 Manufacturing Tests / FPGA test

CW310 Test ROM Tests / FPGA test

CW310 ROM Tests / FPGA test

CW310 ROM_EXT Tests / FPGA test

CW310 SiVal Tests / FPGA test

CW310 SiVal ROM_EXT Tests / FPGA test

CW310 Manufacturing Tests / FPGA test

Cache bitstreams to GCP

Verify FPGA jobs

Annotations

100 errors

Lint (slow)

Countermeasure check failed.

Lint (slow)

Process completed with exit code 1.

Lint (slow)

Some target names have banned characters.

Lint (slow)

Process completed with exit code 1.

Lint (slow)

Process completed with exit code 1.

Lint (slow)

Countermeasure check failed.

Lint (slow)

Process completed with exit code 1.

Build and test software

Process completed with exit code 1.

bash.sw/device/tests/aes_smoketest_fpga_cw310_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_owner/bare_metal/rom_ext_virtual_ottf_bl0_virtual_fpga_cw310_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_owner/bare_metal/rom_ext_virtual_bare_metal_virtual_boot_test_fpga_cw310_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom_ext/e2e/handoff/fault_illegal_instruction_fpga_cw310_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom_ext/e2e/handoff/fault_store_access_fpga_cw310_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom_ext/e2e/handoff/fault_hardware_interrupt_fpga_cw310_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom_ext/e2e/handoff/fault_none_fpga_cw310_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom_ext/e2e/handoff/fault_load_access_fpga_cw310_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom_ext/e2e/boot_svc/boot_svc_empty_test_fpga_cw310_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom_ext/e2e/boot_svc/boot_svc_wakeup_test_fpga_cw310_rom_ext.bash: bash#L1

exited with error code 1

CW310 ROM_EXT Tests / FPGA test

Process completed with exit code 3.

bash.sw/device/lib/crypto/drivers/keymgr_test_fpga_cw310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/tests/flash_ctrl_ops_test_fpga_cw310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/tests/flash_ctrl_clock_freqs_test_fpga_cw310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/tests/flash_ctrl_test_fpga_cw310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/tests/alert_handler_reverse_ping_in_deep_sleep_test_fpga_cw310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/tests/rstmgr_alert_info_test_fpga_cw310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/tests/aes_smoketest_fpga_cw310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/tests/alert_handler_lpg_sleep_mode_pings_test_fpga_cw310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/tests/kmac_app_rom_test_fpga_cw310_rom_with_fake_keys_fpga_cw310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/tests/flash_ctrl_mem_protection_test_fpga_cw310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

CW310 ROM Tests / FPGA test

Process completed with exit code 3.

bash.third_party/coremark/top_earlgrey/coremark_test_fpga_cw310_sival_rom_ext.bash: bash#L1

exited with error code 1

bash.third_party/riscv-compliance/I-JALR-01_fpga_cw310_sival_rom_ext.bash: bash#L1

exited with error code 1

bash.third_party/riscv-compliance/I-CSRRS-01_fpga_cw310_sival_rom_ext.bash: bash#L1

exited with error code 1

bash.third_party/riscv-compliance/I-BLTU-01_fpga_cw310_sival_rom_ext.bash: bash#L1

exited with error code 1

bash.third_party/riscv-compliance/I-CSRRSI-01_fpga_cw310_sival_rom_ext.bash: bash#L1

exited with error code 1

bash.third_party/riscv-compliance/DIVU_fpga_cw310_sival_rom_ext.bash: bash#L1

exited with error code 1

bash.third_party/riscv-compliance/I-CSRRW-01_fpga_cw310_sival_rom_ext.bash: bash#L1

exited with error code 1

bash.third_party/riscv-compliance/C-SLLI_fpga_cw310_sival_rom_ext.bash: bash#L1

exited with error code 1

bash.third_party/riscv-compliance/I-SLTI-01_fpga_cw310_sival_rom_ext.bash: bash#L1

exited with error code 1

bash.third_party/riscv-compliance/I-LW-01_fpga_cw310_sival_rom_ext.bash: bash#L1

exited with error code 1

CW310 SiVal ROM_EXT Tests / FPGA test

Process completed with exit code 3.

bash.sw/device/silicon_creator/rom/e2e/immutable_rom_ext_section/immutable_section_exec_enabled_hash_valid_b_fpga_cw310_sival.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom/e2e/immutable_rom_ext_section/immutable_section_exec_disabled_length_invalid_a_fpga_cw310_sival.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom/e2e/immutable_rom_ext_section/immutable_section_exec_enabled_hash_invalid_virtual_a_fpga_cw310_sival.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom/e2e/immutable_rom_ext_section/immutable_section_exec_empty_hash_invalid_virtual_a_fpga_cw310_sival.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom/e2e/immutable_rom_ext_section/immutable_section_exec_empty_hash_invalid_virtual_b_fpga_cw310_sival.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom/e2e/immutable_rom_ext_section/immutable_section_exec_enabled_hash_invalid_virtual_b_fpga_cw310_sival.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom/e2e/immutable_rom_ext_section/immutable_section_exec_disabled_length_invalid_b_fpga_cw310_sival.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom/e2e/immutable_rom_ext_section/immutable_section_exec_enabled_hash_valid_a_fpga_cw310_sival.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom/e2e/immutable_rom_ext_section/immutable_section_exec_empty_hash_valid_virtual_a_fpga_cw310_sival.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom/e2e/immutable_rom_ext_section/immutable_section_exec_enabled_hash_invalid_b_fpga_cw310_sival.bash: bash#L1

exited with error code 1

CW310 SiVal Tests / FPGA test

Process completed with exit code 3.

bash.sw/device/silicon_creator/rom_ext/e2e/dice_chain/no_refresh_test_fpga_cw340_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom_ext/e2e/verified_boot/position_romext_slot_a_fpga_cw340_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom_ext/e2e/verified_boot/position_romext_virtual_a_with_hello_world_imm_romext_enabled_fpga_cw340_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom_ext/e2e/verified_boot/position_owner_slot_b_fpga_cw340_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom_ext/e2e/verified_boot/key_unauthorized_fpga_cw340_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom_ext/e2e/verified_boot/position_romext_virtual_b_fpga_cw340_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom_ext/e2e/verified_boot/position_owner_virtual_b_fpga_cw340_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom_ext/e2e/verified_boot/position_owner_slot_a_fpga_cw340_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom_ext/e2e/verified_boot/key_test_fpga_cw340_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/rom_ext/e2e/verified_boot/position_romext_slot_b_fpga_cw340_rom_ext.bash: bash#L1

exited with error code 1

CW340 ROM_EXT Tests / FPGA test

Process completed with exit code 3.

bash.sw/device/silicon_creator/manuf/base/ft_provision_sival_tpm_fpga_cw340_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/manuf/base/ft_provision_sival_fpga_cw340_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/manuf/lib/individualize_sw_cfg_functest_fpga_cw340_rom_with_fake_keys.bash: bash#L1

exited with error code 1

CW340 Manufacturing Tests / FPGA test

Process completed with exit code 3.

bash.sw/device/tests/crypto/rsa_3072_verify_functest_wycheproof_fpga_cw340_sival_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/tests/crypto/otcrypto_hash_test_fpga_cw340_sival_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/tests/crypto/otcrypto_export_test_fpga_cw340_sival_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/tests/uart_smoketest_fpga_cw340_sival_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/tests/spi_host_config_test_fpga_cw340_sival_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/tests/example_mem_ujcmd_test_fpga_cw340_sival_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/tests/spi_device_ujson_console_test_fpga_cw340_sival_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/tests/spi_device_ottf_console_test_fpga_cw340_sival_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/tests/sram_ctrl_scrambled_access_test_fpga_cw340_sival_rom_ext.bash: bash#L1

exited with error code 1

bash.sw/device/tests/spi_device_sleep_test_fpga_cw340_sival_rom_ext.bash: bash#L1

exited with error code 1

CW340 SiVal ROM_EXT Tests / FPGA test

Process completed with exit code 3.

bash.sw/device/silicon_creator/rom/e2e/rom_e2e_smoke_fpga_cw340_sival.bash: bash#L1

exited with error code 1

bash.sw/device/tests/rv_dm_jtag_rma_fpga_cw340_sival.bash: bash#L1

exited with error code 101

bash.sw/device/tests/rv_dm_jtag_dev_fpga_cw340_sival.bash: bash#L1

exited with error code 101

bash.sw/device/tests/kmac_error_conditions_test_fpga_cw340_sival.bash: bash#L1

exited with error code 1

bash.sw/device/tests/rv_dm_mem_access_dev_rv_dm_default_enabled_fpga_cw340_sival.bash: bash#L1

exited with error code 1

bash.sw/device/tests/otbn_mem_scramble_test_fpga_cw340_sival.bash: bash#L1

exited with error code 1

bash.sw/device/tests/kmac_entropy_test_fpga_cw340_sival.bash: bash#L1

exited with error code 1

bash.sw/device/tests/rv_dm_csr_rw_rma_fpga_cw340_sival.bash: bash#L1

exited with error code 1

bash.sw/device/tests/rv_dm_jtag_test_unlocked1_fpga_cw340_sival.bash: bash#L1

exited with error code 101

bash.sw/device/tests/rv_dm_lc_disabled_jtag_test_unlocked1_fpga_cw340_sival.bash: bash#L1

exited with error code 101

CW340 SiVal Tests / FPGA test

Process completed with exit code 3.

bash.sw/device/silicon_creator/manuf/base/ft_provision_sival_fpga_hyper310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/manuf/base/ft_provision_sival_tpm_fpga_hyper310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/manuf/lib/ast_program_functest_fpga_hyper310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/manuf/lib/individualize_sw_cfg_functest_fpga_hyper310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/manuf/lib/personalize_functest_fpga_hyper310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/manuf/lib/individualize_functest_fpga_hyper310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/manuf/tests/manuf_cp_device_info_flash_wr_test_unlocked7_to_prod_end_functest_fpga_hyper310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/manuf/tests/manuf_scrap_functest_test_unlocked1_fpga_hyper310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/manuf/tests/manuf_scrap_functest_test_unlocked5_fpga_hyper310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

bash.sw/device/silicon_creator/manuf/tests/manuf_scrap_functest_dev_fpga_hyper310_rom_with_fake_keys.bash: bash#L1

exited with error code 1

CW310 Manufacturing Tests / FPGA test

Process completed with exit code 3.

Artifacts

Produced during runtime

Name	Size
chip_englishbreakfast_cw305	1.37 MB
execute_manuf_fpga_tests_cw310-targets	623 Bytes
execute_manuf_fpga_tests_cw310-test-results	50.4 KB
execute_manuf_fpga_tests_cw340-targets	280 Bytes
execute_manuf_fpga_tests_cw340-test-results	8.57 KB
execute_rom_ext_fpga_tests_cw310-targets	379 Bytes
execute_rom_ext_fpga_tests_cw310-test-results	4.3 KB
execute_rom_ext_fpga_tests_cw340-targets	363 Bytes
execute_rom_ext_fpga_tests_cw340-test-results	5.22 KB
execute_rom_fpga_tests_cw310-targets	1.8 KB
execute_rom_fpga_tests_cw310-test-results	39.3 KB
execute_rom_fpga_tests_cw340-targets	162 Bytes
execute_rom_fpga_tests_cw340-test-results	201 Bytes
execute_sival_fpga_tests_cw310-targets	784 Bytes
execute_sival_fpga_tests_cw310-test-results	24.5 KB
execute_sival_fpga_tests_cw340-targets	502 Bytes
execute_sival_fpga_tests_cw340-test-results	13.7 KB
execute_sival_rom_ext_fpga_tests_cw310-targets	2.21 KB
execute_sival_rom_ext_fpga_tests_cw310-test-results	67.3 KB
execute_sival_rom_ext_fpga_tests_cw340-targets	435 Bytes
execute_sival_rom_ext_fpga_tests_cw340-test-results	4.47 KB
execute_test_rom_fpga_tests_cw310-targets	312 Bytes
execute_test_rom_fpga_tests_cw310-test-results	2.88 KB
execute_test_rom_fpga_tests_cw340-targets	258 Bytes
execute_test_rom_fpga_tests_cw340-test-results	44 KB
partial-build-bin-chip_earlgrey_cw310	6.02 MB
partial-build-bin-chip_earlgrey_cw310_hyperdebug	6.05 MB
partial-build-bin-chip_earlgrey_cw340	9.81 MB
sw_build_test-test-results	60.9 KB
verilated_englishbreakfast	6.54 MB
verilator_earlgrey-test-results	8.98 KB