[rtl] Fix counter reset value on FPGA #2226
+12
−9
Merged
Loading