-
Notifications
You must be signed in to change notification settings - Fork 553
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[rtl] Expose ICacheScrNumPrinceRoundsHalf parameter #2164
Conversation
FYI: This is needed for OpenTitan where the ICache scrambling is acceptable to be slightly weaker compared to the scrambling of the main SRAM. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I think this is changing behaviour because the currently checked-in version of the prim has a default of 2 (in the Ibex repository).
Is the change intentional? If so, would you mind doing it as two commits? The first could be a no-op and pass the default value, which would mean all the line noise from the reformatting was for the no-op. Then the second commit would be a 1-line 2->3 change.
It's correct that the currently checked in version of the prim uses 2 half rounds. In upstream OpenTitan it's 3 already and we need to move back to 2 for just the ICache. If we re-vendored in the prims from OT, it would be 3 as a default here too. |
Would you prefer me switching to 2 here? |
I think I'm suggesting switching it to 2 here to keep things unchanged locally. Then presumably |
Oh! Sorry! Now I understand (having read both messages...) I guess I'd suggest leaving things so that we have the values from the prim that is currently vendored into Ibex. If not, I'd definitely split the change out to a separate commit in the same PR. |
This parameter allows integrators controlling the number of PRINCE half rounds in the scrambled ICache SRAM primitives, e.g., to balance timing impact and security guarantees. Signed-off-by: Pirmin Vogel <[email protected]>
3018169
to
5e004e1
Compare
Alright, I've switched it to 2 in this PR. |
This parameter allows integrators controlling the number of PRINCE half rounds in the scrambled ICache SRAM primitives, e.g., to balance timing impact and security guarantees.