Skip to content

Commit

Permalink
[dv] Only run SecureIbex relevant tests for SecureIbex configs
Browse files Browse the repository at this point in the history
  • Loading branch information
GregAC committed Feb 5, 2024
1 parent 2576791 commit 3dbffa3
Showing 1 changed file with 6 additions and 0 deletions.
6 changes: 6 additions & 0 deletions dv/uvm/core_ibex/riscv_dv_extension/testlist.yaml
Original file line number Diff line number Diff line change
Expand Up @@ -677,20 +677,26 @@
iterations: 15
gen_test: riscv_rand_instr_test
rtl_test: core_ibex_pc_intg_test
rtl_params:
SecureIbex: 1

- test: riscv_rf_intg_test
description: >
Randomly corrupt the register file read port once in the middle of program execution
iterations: 15
gen_test: riscv_rand_instr_test
rtl_test: core_ibex_rf_intg_test
rtl_params:
SecureIbex: 1

- test: riscv_icache_intg_test
description: >
Randomly corrupt the instruction cache once in the middle of program execution
iterations: 15
gen_test: riscv_rand_instr_test
rtl_test: core_ibex_icache_intg_test
rtl_params:
SecureIbex: 1

- test: riscv_rv32im_instr_test
description: >
Expand Down

0 comments on commit 3dbffa3

Please sign in to comment.