Skip to content

Commit

Permalink
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Updated verilator waivers so the sim builds.
Browse files Browse the repository at this point in the history
Signed-off-by: Hugo McNally <hugo.mcnally@gmail.com>
HU90m committed Feb 5, 2024
1 parent 82a3d48 commit e9a4386
Showing 2 changed files with 3 additions and 6 deletions.
4 changes: 3 additions & 1 deletion dv/verilator/demo_system_verilator_lint.vlt
Original file line number Diff line number Diff line change
@@ -25,4 +25,6 @@ lint_off -rule PINMISSING -file "*pulp_riscv_dbg*"
lint_off -rule UNUSED -file "*ibex_register_file_fpga*"

lint_off -rule UNOPTFLAT -file "*/lowrisc_prim_fifo_0/rtl/prim_fifo_async_simple.sv"
lint_off -rule WIDTHEXPAND -file "*pulp_riscv_dbg/src/dm_mem.sv"
lint_off -rule WIDTH -file "*pulp_riscv_dbg/src/dm_mem.sv"
lint_off -rule UNDRIVEN -file "*ibex_register_file_fpga.sv"
lint_off -rule IMPERFECTSCH -file "*prim_flop_2sync.sv"
5 changes: 0 additions & 5 deletions ibex_demo_system_core.core
Original file line number Diff line number Diff line change
@@ -22,12 +22,7 @@ filesets:
- rtl/system/spi_top.sv
file_type: systemVerilogSource

files_lint_verilator:
files:
- lint/verilator_waiver.vlt: {file_type: vlt}

targets:
default:
filesets:
- tool_verilator ? (files_lint_verilator)
- files_rtl_demo_system

0 comments on commit e9a4386

Please sign in to comment.