Remove old Verilog wb_orbit_intlk testbench

lnls-dig · Sep 20, 2024 · 8013818 · 8013818
1 parent 6ad15b1
commit 8013818
Show file tree

Hide file tree

Showing 7 changed files with 0 additions and 1,506 deletions.
diff --git a/hdl/testbench/orbit_intlk/modelsim/Manifest.py b/hdl/testbench/orbit_intlk/modelsim/Manifest.py
diff --git a/hdl/testbench/orbit_intlk/modelsim/clk_rst.v b/hdl/testbench/orbit_intlk/modelsim/clk_rst.v
diff --git a/hdl/testbench/orbit_intlk/modelsim/defines.v b/hdl/testbench/orbit_intlk/modelsim/defines.v
diff --git a/hdl/testbench/orbit_intlk/modelsim/run.do b/hdl/testbench/orbit_intlk/modelsim/run.do
diff --git a/hdl/testbench/orbit_intlk/modelsim/timescale.v b/hdl/testbench/orbit_intlk/modelsim/timescale.v