Skip to content
View kdurant's full-sized avatar
😃
Out
😃
Out

Block or report kdurant

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. axi-ddr3 axi-ddr3 Public

    学习AXI接口,以及xilinx DDR3 IP使用

    Verilog 36 15

  2. oc8051 oc8051 Public

    download from opencores.org

    Verilog 13 6

  3. verilog-testbench verilog-testbench Public

    auto generate verilog testbench file

    Vim Script 8 2

  4. uvm_study uvm_study Public

    study uvm step by step

    SystemVerilog 7 4

  5. sata_controller sata_controller Public

    try write sata controller

    Verilog 6 3

  6. vivado_non_project_example vivado_non_project_example Public

    vivado non-project example

    Tcl 4 3