Skip to content

Commit

Permalink
update gitignore
Browse files Browse the repository at this point in the history
  • Loading branch information
jstalex committed Nov 2, 2022
1 parent 4fb050c commit 8ab9bf1
Showing 1 changed file with 84 additions and 52 deletions.
136 changes: 84 additions & 52 deletions .gitignore
Original file line number Diff line number Diff line change
@@ -1,52 +1,84 @@
# Prerequisites
*.d

# Object files
*.o
*.ko
*.obj
*.elf

# Linker output
*.ilk
*.map
*.exp

# Precompiled Headers
*.gch
*.pch

# Libraries
*.lib
*.a
*.la
*.lo

# Shared objects (inc. Windows DLLs)
*.dll
*.so
*.so.*
*.dylib

# Executables
*.exe
*.out
*.app
*.i*86
*.x86_64
*.hex

# Debug files
*.dSYM/
*.su
*.idb
*.pdb

# Kernel Module Compile Results
*.mod*
*.cmd
.tmp_versions/
modules.order
Module.symvers
Mkfile.old
dkms.conf
# Created by https://www.toptal.com/developers/gitignore/api/vivado
# Edit at https://www.toptal.com/developers/gitignore?templates=vivado

### Vivado ###
#########################################################################################################
## This is an example .gitignore file for Vivado, please treat it as an example as
## it might not be complete. In addition, XAPP 1165 should be followed.
#########
#Exclude all
*
!*/
!.gitignore

###########################################################################
## VIVADO
*.cache/
*.runs/
*.Xil/
*behav/


!/Assembler_progs/*


#Source files:
#Do NOT ignore VHDL, Verilog, block diagrams or EDIF files.
!*.vhd
!*.v
!*.sv
!*.bd
!*.edif

#IP files
#.xci: synthesis and implemented not possible - you need to return back to the previous version to generate output products
#.xci + .dcp: implementation possible but not re-synthesis
#*.xci(www.spiritconsortium.org)
!*.xci
#.xcix: Core container file
#.xcix: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_2/ug896-vivado-ip.pdf (Page 41)
!*.xcix
#*.dcp(checkpoint files)
!*.dcp
!*.vds
!*.pb

#All bd comments and layout coordinates are stored within .ui
!*.ui
!*.ooc

#System Generator
!*.mdl
!*.slx
!*.bxml

#Simulation logic analyzer
!*.wcfg
!*.coe

#MIG
!*.prj
!*.mem

#Project files
#XPR + *.XML ? XPR (Files are merged into a single XPR file for 2014.1 version)
#Do NOT ignore *.xpr files
!*.xpr

#Constraint files
#Do NOT ignore *.xdc files
!*.xdc
!*.txt
!*.vdi

#TCL - files
!*.tcl

#C-files
!*.c
!*.h
!*.elf
!*.bmm
!*.xmp

# End of https://www.toptal.com/developers/gitignore/api/vivado

0 comments on commit 8ab9bf1

Please sign in to comment.