Skip to content

[opentitantool] Add ability to access underlying serial device #11

[opentitantool] Add ability to access underlying serial device

[opentitantool] Add ability to access underlying serial device #11

Triggered via push November 22, 2024 19:41
Status Failure
Total duration 1m 39s
Artifacts

ci.yml

on: push
Earl Grey for CW310 Hyperdebug  /  Build bitstream
Earl Grey for CW310 Hyperdebug / Build bitstream
Earl Grey for CW340  /  Build bitstream
Earl Grey for CW340 / Build bitstream
Earl Grey for CW310  /  Build bitstream
Earl Grey for CW310 / Build bitstream
Lint (slow)
0s
Lint (slow)
Airgapped build
0s
Airgapped build
Verible lint
0s
Verible lint
Verilated English Breakfast
0s
Verilated English Breakfast
CW305's Bitstream
0s
CW305's Bitstream
Build Docker Containers
0s
Build Docker Containers
Build and test software
0s
Build and test software
CW310 Manufacturing Tests  /  FPGA test
CW310 Manufacturing Tests / FPGA test
CW310 SiVal ROM_EXT Tests  /  FPGA test
CW310 SiVal ROM_EXT Tests / FPGA test
CW310 SiVal Tests  /  FPGA test
CW310 SiVal Tests / FPGA test
CW340 Manufacturing Tests  /  FPGA test
CW340 Manufacturing Tests / FPGA test
CW340 ROM Tests  /  FPGA test
CW340 ROM Tests / FPGA test
CW340 ROM_EXT Tests  /  FPGA test
CW340 ROM_EXT Tests / FPGA test
CW340 SiVal ROM_EXT Tests  /  FPGA test
CW340 SiVal ROM_EXT Tests / FPGA test
CW340 SiVal Tests  /  FPGA test
CW340 SiVal Tests / FPGA test
CW340 Test ROM Tests  /  FPGA test
CW340 Test ROM Tests / FPGA test
CW310 ROM Tests  /  FPGA test
CW310 ROM Tests / FPGA test
CW310 ROM_EXT Tests  /  FPGA test
CW310 ROM_EXT Tests / FPGA test
CW310 Test ROM Tests  /  FPGA test
CW310 Test ROM Tests / FPGA test
Cache bitstreams to GCP
0s
Cache bitstreams to GCP
Verify FPGA jobs
20s
Verify FPGA jobs
Fit to window
Zoom out
Zoom in

Annotations

3 errors
Lint (quick)
google-github-actions/auth failed with: the GitHub Action workflow must specify exactly one of "workload_identity_provider" or "credentials_json"! If you are specifying input values via GitHub secrets, ensure the secret is being injected into the environment. By default, secrets are not passed to workflows triggered from forks, including Dependabot.
Verify FPGA jobs
Process completed with exit code 1.
Verify FPGA jobs
Process completed with exit code 1.